
8
TinyRISC
EV4101 Microprocessor Reference Device Technical Summary
The XC module handles transactions on the BBus and translates them
to a PCI-like 32-bit memory interface. Where the BBus uses separate
address and data buses, the EV4101 memory interface has a
multiplexed address/data bus. The XC can run the memory interface at
full speed, or it can divide the clock by two for a half speed system bus.
The PCI bus is a multimaster bus, as is the BBus. Therefore, many of
the EV4101 bus pins are bidirectional. A PCI bus master outside the
EV4101 is also a master on the BBus.
4 EV4101 Programming Model Details
This section describes the programming model for the EV4101. It
describes the programming models for the TR4101, DBX module, MDU,
BBCC, and the timers. This document does not describe all the EV4101
registers. The EV4101 uses an R3000-type CP0. Refer to R3000
documents for information on the EV4101 CP0 registers. For specific
information on registers resident in the TR4101, refer to the TinyRISC
TR4101 Microprocessor Core Technical Manual document number
DB14-000059-00. For further information on the BBCC, MDU, DBX
module, and SerialICE port refer to the TinyRISC TR4101 Building
Blocks Technical Manual, document number DB14-000060-00.
4.1 DBX Overview
The DBX module provides debug support in the EV4101 by providing
access in real time to instruction and data access breakpoints. The DBX
module is controlled by software through registers.
The DBX gives the programmer access to the DBX registers. For details
on the DBX and FlexLink Interface, refer to the TinyRISC TR4101
Microprocessor Core Technical Manual.
To detect data and instruction addresses, the DBX monitors the CBus.
Refer to the TinyRISC TR4101 Microprocessor Core Technical Manual
for information on the CBus.
Software controls the DBX module through two new instructions, MTD
(Move To Debugger) and MFD (Move From Debugger), that access the
DBX registers. This software interface enables use of internal
breakpoints to generate a software break to the exception handler.