參數(shù)資料
型號(hào)： EVAL-AD1833AEB
廠(chǎng)商： Analog Devices, Inc.
英文描述： 24-Bit, 192 kHz, DAC
中文描述： 24位，192千赫，數(shù)模轉(zhuǎn)換器
文件頁(yè)數(shù)： 11/20頁(yè)
文件大小： 687K
代理商： EVAL-AD1833AEB
REV. 0
AD1833A
–11–
DAC Word Width
The AD1833A will accept input data in three separate word-
lengths—16 bits, 20 bits, and 24 bits. The word length may be
selected by writing to Control Bits 4 and 3 in DAC Control
Register 1 (see Table V).
Table V. Word Length Settings
Bit 4
Bit 3
Word Length
0
0
1
1
0
1
0
1
24 Bits
20 Bits
16 Bits
Reserved
Power-Down Control
The AD1833A can be powered down by writing to Control Bit 2
in DAC Control Register 1 (see Table VI).
Table VI. Power-Down Control
Bit 2
Power-Down Setting
0
1
Normal Operation
Power-Down Mode
Interpolator Mode
The AD1833A’s DAC interpolators can be operated in one of
three modes—8 , 4
,
or 2 — then correspond to 48 kHz, 96kHz,
and 192 kHz modes, respectively
(for IMCLK = 24.576 MHz). The
interpolator mode may be selected by writing to Control Bits 1
and 0 in DAC Control Register 1 (see Table VII).
Table VII. Interpolator Mode Settings
Bit 1
Bit 0
Interpolator Mode
0
0
1
1
0
1
0
1
8x (48 kHz)
*
2x (192 kHz)
*
4x (96 kHz)
*
Reserved
*
For IMCLK = 24.576 MHz.
DAC CONTROL REGISTER 1
De-emphasis
The AD1833A has a built-in de-emphasis filter that can be used
to decode CDs that have been encoded with the standard
Redbook 50
m
s/15
m
s emphasis response curve. Three curves are
available, one each for 32 kHz, 44.1 kHz, and 48 kHz sampling
rates. The filters may be selected by writing to Control Bits 9
and 8 in DAC Control Register 1 (see Table III).
Table III. De-emphasis Settings
Bit 9
Bit 8
De-emphasis
0
0
1
1
0
1
0
1
Disabled
44.1 kHz
32 kHz
48 kHz
Data Serial Interface Mode
The AD1833A’s serial data interface is designed to accept data
in a wide range of popular formats including I
2
S, right-justified
(RJ), left-justified (LJ), and flexible DSP modes. The L/RCLK
pin acts as the word clock (or frame sync) to indicate sample
interval boundaries. The BCLK defines the serial data rate
while the data is input on the SDIN1–SDIN3 pins. The serial
mode settings may be selected by writing to Control Bits 7
through 5 in the DAC Control Register 1 (see Table IV).
Table IV. Data Serial Interface Mode Settings
Bit 7
Bit 6
Bit 5
Serial Mode
I
2
S
Right Justify
DSP
Left Justify
Packed Mode 1 (256)
Packed Mode 2 (128)
TDM Mode
Reserved
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Table II. DAC Control Register 1
Function
Data-Word
Width
Power-Down
RESET
Interpolator
Mode
Address
Reserved
1
De-emphasis
Serial Mode
15–12
11
10
9–8
7–5
000 = I
2
S
001 = RJ
010 = DSP
011 = LJ
100 = Pack Mode 1 (256)
101 = Pack Mode 2 (128)
110 = TDM Mode
111 = Reserved
4–3
2
1–0
0000
0
0
00 = None
01 = 44.1 kHz
10 = 32.0 kHz
11 = 48.0 kHz
00 = 24 Bits
01 = 20 Bits
10 = 16 Bits
11 = Reserved
0 = Normal
1 = PWRDWN
00 = 8
01 = 2
10 = 4
11 = Reserved
(48 kHz)
2
(192 kHz)
2
(96 kHz)
2
NOTES
1
Must be programmed to zero.
2
For IMCLK = 24.576 MHz.
相關(guān)PDF資料
PDF描述
EVAL-AD1833EB Multichannel 24-Bit, 192 kHz, DAC
EVAL-AD1837EB 2 ADC, 8 DAC, 96 kHz, 24-Bit Codec
EVAL-AD1837AEB 2 ADC, 8 DAC, 96 kHz, 24-Bit Codec
EVAL-AD1838AEB 2 ADC, 6 DAC, 96KHZ 24 BIT CODEC
EVAL-AD1852EB 24-Bit Stereo DAC Evaluation Board
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD1833EB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multichannel 24-Bit, 192 kHz, DAC
EVAL-AD1835AEB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD1835EB 制造商:Analog Devices 功能描述:Evaluation Board For AD1835 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD1836AEB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multichannel 96 kHz Codec
EVAL-AD1837AEB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*