- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362799 > EVAL-AD1833AEB (Analog Devices, Inc.) 24-Bit, 192 kHz, DAC PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD1833AEB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 24-Bit, 192 kHz, DAC |
| 中文描述： | 24位，192千赫，數(shù)模轉(zhuǎn)換器 |
| 文件頁數(shù)： | 14/20頁 |
| 文件大?。?/td> | 687K |
| 代理商： | EVAL-AD1833AEB |
REV. 0
AD1833A
–14–
I
2
S Timing
I
2
S timing uses an
L
/RCLK to define when the data being trans-
mitted is for the left channel and when it is for the right channel.
The
L
/RCLK is low for the left channel and high for the right
channel. A bit clock running at 64 f
S
is used to clock in the data.
There is a delay of 1 bit clock from the time the
L
/RCLK signal
changes state to the first bit of data on the SDINx lines. The data
is written MSB first and is valid on the rising edge of the bit clock.
Left-Justified Timing
Left-justified (LJ) timing uses an L/
R
CLK to define when the
data being transmitted is for the left channel and when it is for
the right channel. The L/
R
CLK is high for the left channel and
low for the right channel. A bit clock running at 64 f
S
is used
LEFT CHANNEL
RIGHT CHANNEL
+1
LSB
MSB
L
INPUT
BCLK
INPUT
SDATA
INPUT
+2
–2
–1
MSB
+1
LSB
+2
–2
–1
MSB
Figure 6. I
2
S Timing Diagram
LEFT CHANNEL
RIGHT CHANNEL
+1
LSB
L/RCLK
INPUT
BCLK
INPUT
SDATA
INPUT
+2
–2
–1
MSB
+1
LSB
+2
–2
–1
MSB
–1
MSB
Figure 7. Left-Justified Timing Diagram
LEFT CHANNEL
RIGHT CHANNEL
+1
LSB
L/
R
CLK
INPUT
BCLK
INPUT
SDATA
INPUT
+2
–2
–1
LSB
MSB
+1
LSB
+2
–2
–1
MSB
Figure 8. Right-Justified Timing Diagram
to clock in the data. The first bit of data appears on the SDINx
lines when the L/
R
CLK toggles. The data is written MSB first
and is valid on the rising edge of the bit clock.
Right-Justified Timing
Right-justified (RJ) timing uses an L/
R
CLK to define when the
data being transmitted is for the left channel and when it is for
the right channel. The L/
R
CLK is high for the left channel and
low for the right channel. A bit clock running at 64 f
S
is used
to clock in the data. The first bit of data appears on the SDINx
8-bit clock periods (for 24-bit data) after L/
R
CLK toggles. In RJ
mode, the LSB of data is always clocked by the last bit clock
before L/
R
CLK transitions. The data is written MSB first and is
valid on the rising edge of the bit clock.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD1833EB | Multichannel 24-Bit, 192 kHz, DAC |
| EVAL-AD1837EB | 2 ADC, 8 DAC, 96 kHz, 24-Bit Codec |
| EVAL-AD1837AEB | 2 ADC, 8 DAC, 96 kHz, 24-Bit Codec |
| EVAL-AD1838AEB | 2 ADC, 6 DAC, 96KHZ 24 BIT CODEC |
| EVAL-AD1852EB | 24-Bit Stereo DAC Evaluation Board |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD1833EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multichannel 24-Bit, 192 kHz, DAC |
| EVAL-AD1835AEB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD1835EB | 制造商:Analog Devices 功能描述:Evaluation Board For AD1835 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD1836AEB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multichannel 96 kHz Codec |
| EVAL-AD1837AEB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。