- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄362799 > EVAL-AD1837AEB (Analog Devices, Inc.) 2 ADC, 8 DAC, 96 kHz, 24-Bit Codec PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD1837AEB |
| 廠(chǎng)商： | Analog Devices, Inc. |
| 元件分類(lèi)： | Codec |
| 英文描述： | 2 ADC, 8 DAC, 96 kHz, 24-Bit Codec |
| 中文描述： | 2的ADC，8 DAC的，96千赫，24位編解碼器 |
| 文件頁(yè)數(shù)： | 7/24頁(yè) |
| 文件大?。?/td> | 523K |
| 代理商： | EVAL-AD1837AEB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
REV. B
AD1837
–7–
PIN CONFIGURATION
1
2
3
4
5
6
7
8
9
10
11
12
13
A
AVDD
O
N
OUTL2
NC
OUTR1
NC
OUTL1
NC
PD
/
RST
CIN
CLATCH
DVDD
N
O
NC
OUTR3
NC
OUTL4
NC
OUTR4
AGND
DLRCLK
DBCLK
D
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
52
51
50
49
48
47
46
45
44
43
42
41
40
F
F
AGND
M
/S
AGND
A
A
A
A
A
A
AGND
D
C
C
A
O
M
A
A
D
D
D
D
DVDD
AVDD
AD1837
TOP VIEW
(Not to Scale)
NC NO CONNECT
PIN FUNCTION DESCRIPTIONS
Input/
Output
Pin No.
Mnemonic
Description
1, 39
2
3
4
5, 10, 16, 24, 30, 35
6, 8, 12, 14, 25, 27, 31, 33
7, 13, 26, 32
9, 15, 28, 34
11, 19, 29
17
18
20
21
22
23
36
37
38
40, 52
41–44
45
46
47
48
49
50
51
DVDD
CLATCH
CIN
PD
/
RST
AGND
NC
OUTLx
OUTRx
AVDD
FILTD
FILTR
ADCLN
ADCLP
ADCRN
ADCRP
M
/S
DLRCLK
DBCLK
DGND
DSDATAx
ABCLK
ALRCLK
MCLK
ODVDD
ASDATA
COUT
CCLK
Digital Power Supply. Connect to digital 5 V supply.
Latch Input for Control Data.
Serial Control Input.
Power-Down/Reset.
Analog Ground.
Not Connected.
DACx Left Channel Output.
DACx Right Channel Output.
Analog Power Supply. Connect to analog 5 V supply.
Filter Capacitor Connection. Recommended 10
m
F/100 nF.
Reference Filter Capacitor Connection. Recommended 10
m
F/100 nF.
ADC Left Channel Negative Input.
ADC Left Channel Positive Input.
ADC Right Channel Negative Input.
ADC Right Channel Positive Input.
ADC
Master
/Slave Select.
DAC LR Clock.
DAC Bit Clock.
Digital Ground.
DACx Input Data (Left and Right Channels).
ADC Bit Clock.
ADC LR Clock.
Master Clock Input.
Digital Output Driver Power Supply.
ADC Serial Data Output.
Output for Control Data.
Control Clock Input for Control Data.
I
I
I
O
O
I
I
I
I
I
I/O
I/O
I
I/O
I/O
I
O
O
I
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD1838AEB | 2 ADC, 6 DAC, 96KHZ 24 BIT CODEC |
| EVAL-AD1852EB | 24-Bit Stereo DAC Evaluation Board |
| EVAL-AD1870EB | Single-Supply 16-Bit Stereo ADC |
| EVAL-AD1896EB | Automotive Low-Cost Non-Volatile FPGA Family; Voltage: 1.2V; Grade: -5; Package: Lead-Free ftBGA; Pins: 256; Temperature: AUTO; LUTs (k): 8 |
| EVAL-AD1928EBZ | 2 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD1837EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD1838AEB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD1838EB | 制造商:Analog Devices 功能描述:Evaluation Board For 2 ADC, 8DAC 96 KHz, 24-Bit Sigma Delta Codec 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD1839AEB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD1839EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。