- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362799 > EVAL-AD1837EB (Analog Devices, Inc.) 2 ADC, 8 DAC, 96 kHz, 24-Bit Codec PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD1837EB |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | Codec |
| 英文描述： | 2 ADC, 8 DAC, 96 kHz, 24-Bit Codec |
| 中文描述： | 2的ADC，8 DAC的，96千赫，24位編解碼器 |
| 文件頁數(shù)： | 10/24頁 |
| 文件大小： | 523K |
| 代理商： | EVAL-AD1837EB |
REV. B
–10–
AD1837
TERMINOLOGY
Dynamic Range
The ratio of a full-scale input signal to the integrated input noise
in the pass band (20 Hz to 20 kHz), expressed in decibels (dB).
Dynamic range is measured with a –60 dB input signal and is
equal to (S/[THD + N]) + 60 dB. Note that spurious harmon-
ics are below the noise with a –60 dB input, so the noise level
establishes the dynamic range. The dynamic range is specified
with and without an A-Weight filter applied.
Signal-to-(Total Harmonic Distortion + Noise)
[S/(THD + N)]
The ratio of the root-mean-square (rms) value of the fundamental
input signal to the rms sum of all other spectral components in
the pass band, expressed in decibels (dB).
Pass Band
The region of the frequency spectrum unaffected by the attenu-
ation of the digital decimator’s filter.
Pass-Band Ripple
The peak-to-peak variation in amplitude response from equal-
amplitude input signal frequencies within the pass band, expressed
in decibels.
Stop Band
The region of the frequency spectrum attenuated by the digital
decimator’s filter to the degree specified by stop-band attenuation.
Gain Error
With a near full-scale input, the ratio of actual output to expected
output, expressed as a percentage.
Interchannel Gain Mismatch
With identical near full-scale inputs, the ratio of outputs of the
two stereo channels, expressed in decibels.
Gain Drift
Change in response to a near full-scale input with a change in
temperature, expressed as parts-per-million (ppm) per
∞
C.
Crosstalk (EIAJ Method)
Ratio of response on one channel with a grounded input to a
full-scale 1 kHz sine wave input on the other channel, expressed
in decibels.
Power Supply Rejection
With no analog input, signal present at the output when a
300 mV p-p signal is applied to power supply pins, expressed in
decibels of full scale.
Group Delay
Intuitively, the time interval required for an input pulse to
appear at the converter’s output, expressed in milliseconds (ms).
More precisely, the derivative of radian phase with respect to
radian frequency at a given frequency.
Group Delay Variation
The difference in group delays at different input frequencies.
Specified as the difference between the largest and the smallest
group delays in the pass band, expressed in microseconds (
m
s).
Acronyms
ADC—Analog-to-Digital Converter
DAC—Digital-to-Analog Converter
DSP—Digital Signal Processor
IMCLK—Internal Master Clock signal used to clock the ADC
and DAC engines
MCLK—External Master Clock signal applied to the AD1837
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD1837AEB | 2 ADC, 8 DAC, 96 kHz, 24-Bit Codec |
| EVAL-AD1838AEB | 2 ADC, 6 DAC, 96KHZ 24 BIT CODEC |
| EVAL-AD1852EB | 24-Bit Stereo DAC Evaluation Board |
| EVAL-AD1870EB | Single-Supply 16-Bit Stereo ADC |
| EVAL-AD1896EB | Automotive Low-Cost Non-Volatile FPGA Family; Voltage: 1.2V; Grade: -5; Package: Lead-Free ftBGA; Pins: 256; Temperature: AUTO; LUTs (k): 8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD1838AEB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD1838EB | 制造商:Analog Devices 功能描述:Evaluation Board For 2 ADC, 8DAC 96 KHz, 24-Bit Sigma Delta Codec 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD1839AEB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD1839EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD1852EB | 制造商:Analog Devices 功能描述:Evaluation Kit For 24Bit Stereo DAC Evaluation Board 制造商:Analog Devices 功能描述:STEREO,192KHZ VLTG OUTPUT SGMA DELTA DAC - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。