- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362799 > EVAL-AD1852EB (Analog Devices, Inc.) 24-Bit Stereo DAC Evaluation Board PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD1852EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 24-Bit Stereo DAC Evaluation Board |
| 中文描述： | 24位立體聲DAC評估板 |
| 文件頁數(shù)： | 4/14頁 |
| 文件大?。?/td> | 486K |
| 代理商： | EVAL-AD1852EB |
REV. 0
EVAL-AD1852EB
–4–
U8 (ADM811TART) is a RESET generator that provides
a debounced 200 ms reset signal from the push button (S3)
or on power up. The reset is active if the 5 V supply drops
below 3 V.
U7 (AD3303-5.0) is a low noise 5 V dc regulator for the ana-
log section of the AD1852.
U9 (OP275) is a low noise and distortion, audio op amp. U9
provides differential-to-single-ended conversion and a low-
pass anti-image filter. A third order low-pass Bessel filter
response is implemented with a –3 dB corner frequency of
100 kHz and a 60 dB/decade roll-off. This type of filter is
characterized by a linear phase response and fast transient
response without overshoot.
U10 (74HC00) is used to provide a reset code to the digital
interface receiver (U2), pins M0–3, at power up and also sends
the correct interface code to ensure the digital output for-
mat matches the input of the DAC.
U11 (74HC00) is used to select the correct master clock
source for the DAC when it is switched between the SPDIF
receiver (U2) and the Ext Data Interface (J2). A discrete logic
gate is used for this function, because of the excessive jitter
that modulates high-frequency clock signals when they are
handled by PLDs.
PERFORMANCE SPECIFICATIONS
Typical performance, for a sample rate of 48 kHz, is tabulated
below.
1. SNR, A-Weighted
2. DNR, A-Weighted
3. THD+N
4. Frequency Response
5. Noise Floor
6. Full-Scale Audio Output
–114 dBFS
±
1 dB
–114 dBFS
±
1 dB
–102 dBFS
±
2 dB
±
0.2 dB, 10 Hz to 20 kHz
–145 dBFS
2 V rms
ATTACHMENTS
The following is included for your convenience.
Appendix A: ABEL Source Code for Vantis MACH4-64/32
CPLD.
Appendix B: Set of Schematics, Figures 1 and 2.
Appendix C: PCB plots showing the silkscreen layer, top
signal layer, ground planes, power planes, and the bottom
signal layer, Figures 3–7.
FURTHER INFORMATION
Ordering information: order number is EVAL-AD1852EB.
For application questions, please contact our Central Applica-
tions Department at 1-781-937-1428 for assistance.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD1870EB | Single-Supply 16-Bit Stereo ADC |
| EVAL-AD1896EB | Automotive Low-Cost Non-Volatile FPGA Family; Voltage: 1.2V; Grade: -5; Package: Lead-Free ftBGA; Pins: 256; Temperature: AUTO; LUTs (k): 8 |
| EVAL-AD1928EBZ | 2 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec |
| EVAL-AD1928EB | 2 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec |
| EVAL-AD1938EB | 4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD1852EBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Stereo, 24-Bit, 192 kHz, Multibit, Sigma-Delta DAC |
| EVAL-AD1853EB | 制造商:Analog Devices 功能描述:EVALBRD 192KHZ MULTIBIT SIGMA DELTA DAC - Bulk |
| EVAL-AD1854EB | 制造商:Analog Devices 功能描述:Evaluation Board For AD1854 Stereo, 96 KHZ, Multibit Segma-Delta DAC 制造商:Analog Devices 功能描述:EVALBOARD 96KHZ MULTIBIT SIGMA DELTA DAC - Bulk |
| EVAL-AD1870EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Supply 16-Bit Stereo ADC |
| EVAL-AD1871EB | 制造商:Analog Devices 功能描述:STEREO AUD, 24BIT, 96 KHZ, MULTIBIT- ADC - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。