- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362799 > EVAL-AD1870EB (Analog Devices, Inc.) Single-Supply 16-Bit Stereo ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD1870EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Single-Supply 16-Bit Stereo ADC |
| 中文描述： | 單電源16位立體聲ADC |
| 文件頁數(shù)： | 3/20頁 |
| 文件大?。?/td> | 283K |
| 代理商： | EVAL-AD1870EB |
DIGITAL I/O
Min
Typ
Max
Unit
Input Voltage HI (V
IH
)
Input Voltage LO (V
IL
)
Input Leakage (I
IH
@ V
IH
= 5 V)
Input Leakage (I
IL
@ V
IL
= 0 V)
Output Voltage HI (V
OH
@ I
OH
=
–
2 mA)
Output Voltage LO (V
OL
@ I
OL
= 2 mA)
Input Capacitance
2.4
V
V
μ
A
μ
A
V
V
pF
0.8
10
10
2.4
0.4
15
DIGITAL TIMING
(Guaranteed over
–
40
°
C to +85
°
C, DV
DD
= AV
DD
= 5 V
±
5%. Refer to Figures 17
–
19.)
Min
Typ
Max
Unit
t
CLKIN
f
CLKIN
t
CPWL
t
CPWH
t
RPWL
t
BPWL
t
BPWH
t
DLYCKB
t
DLYBLR
t
DLYBWR
t
DLYBWF
t
DLYDT
t
SETLRBS
t
DLYLRDT
CLKIN Period
CLKIN Frequency (1/t
CLKIN
)
CLKIN LO Pulsewidth
CLKIN HI Pulsewidth
RESET
LO Pulsewidth
BCLK LO Pulsewidth
BCLK HI Pulsewidth
CLKIN Rise to BCLK Xmit (Master Mode)
BCLK Xmit to L
R
CK Transition (Master Mode)
BCLK Xmit to WCLK Rise
BCLK Xmit to WCLK Fall
BCLK Xmit to DATA/TAG Valid (Master Mode)
L
R
CK Setup to BCLK Sample (Slave Mode)
L
R
CK Transition to DATA/TAG Valid (Slave Mode)
No MSB Delay Mode (for MSB Only)
WCLK Setup to BCLK Sample (Slave Mode)
Data Position Controlled by WCLK Input Mode
BCLK Xmit to DATA/TAG Valid (Slave Mode)
All Bits Except MSB in No MSB Delay Mode
All Bits in MSB Delay Mode
48
1.28
15
15
50
15
15
81
12.288
780
20.48
ns
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
15
15
10
10
10
10
40
ns
t
SETWBS
10
ns
t
DLYBDT
40
ns
POWER
Min
Typ
Max
Unit
Supplies
Voltage, Analog and Digital
Analog Current
Analog Current
–
Power-Down (CLKIN Running)
Digital Current
Digital Current
–
Power-Down (CLKIN Running)
Dissipation
Operation
–
Both Supplies
Operation
–
Analog Supply
Operation
–
Digital Supply
Power-Down
–
Both Supplies (CLKIN Running)
Power-Down
–
Both Supplies (CLKIN Not Running)
Power Supply Rejection (See TPC 5)
1 kHz 300 mV p-p Signal at Analog Supply Pins
20 kHz 300 mV p-p Signal at Analog Supply Pins
Stop Band (>0.55
×
f
S
)
—
any 300 mV p-p Signal
4.75
5
43
25
9.3
50
5.25
52
V
mA
μ
A
mA
μ
A
12
263
216
47
375
375
315
260
55
mW
mW
mW
μ
W
μ
W
90
68
110
dB
dB
dB
AD1870
REV. A
–3–
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD1896EB | Automotive Low-Cost Non-Volatile FPGA Family; Voltage: 1.2V; Grade: -5; Package: Lead-Free ftBGA; Pins: 256; Temperature: AUTO; LUTs (k): 8 |
| EVAL-AD1928EBZ | 2 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec |
| EVAL-AD1928EB | 2 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec |
| EVAL-AD1938EB | 4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC |
| EVAL-AD1939EB | 4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD1871EB | 制造商:Analog Devices 功能描述:STEREO AUD, 24BIT, 96 KHZ, MULTIBIT- ADC - Bulk |
| EVAL-AD1871EBZ | 功能描述:BOARD EVAL FOR AD1871 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD1895EB | 制造商:Analog Devices 功能描述:EVAL BD FOR AD1895 192KHZ 8:1 STEREO - Bulk |
| EVAL-AD1896EB | 制造商:Analog Devices 功能描述:Evaluation Kit For 24-Bit, High-Performance, Single-Chip, Second Generation Asynchronous Sample Rate Converter 制造商:Analog Devices 功能描述:EVAL KIT FOR AD1896 7.75:1 TO 1:8, 192KHZ STEREO ASRC EVAL B - Bulk |
| EVAL-AD1928EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:2 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。