參數(shù)資料
型號: EVAL-AD1896EB
廠商: Analog Devices, Inc.
英文描述: Automotive Low-Cost Non-Volatile FPGA Family; Voltage: 1.2V; Grade: -5; Package: Lead-Free ftBGA; Pins: 256; Temperature: AUTO; LUTs (k): 8
中文描述: AD1896 7.75:1到1:8,192千赫立體聲ASRC評估板
文件頁數(shù): 26/28頁
文件大小: 549K
代理商: EVAL-AD1896EB
REV. 0
EVAL-AD1896EB
–26–
SCLK_DAC = ISCLK;
FSYNC_DIT = ILRCLK;
SCLK_DIT = ((!ISCLK) & (LJ # RJ24 # RJ20 # RJ18 # RJ16)) # (ISCLK & I2S);
// Internal node signals
out_pld.abl
ISCLK = ((SCLK_O) & (O_MAS_768 # O_MAS_512 # O_MAS_256))
# ((DDO_SCLK) & (BOTH_SLAVE # MATCH_PHASE # IN_MAS_768 # IN_MAS_512 #
IN_MAS_256));
ILRCLK = ((LRCLK_O) & (O_MAS_768 # O_MAS_512 # O_MAS_256))
# ((DDO_LRCLK) & (BOTH_SLAVE#MATCH_PHASE#IN_MAS_768#IN_MAS_512#IN_MAS_256) & (LJ
# TDM # RJ24 # RJ20 # RJ18 # RJ16))
# ((!DDO_LRCLK) & (BOTH_SLAVE#MATCH_PHASE#IN_MAS_768#IN_MAS_512#IN_MAS_256) &
(I2S));
"====================================================================================
END IF_Logic
相關(guān)PDF資料
PDF描述
EVAL-AD1928EBZ 2 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec
EVAL-AD1928EB 2 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec
EVAL-AD1938EB 4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC
EVAL-AD1939EB 4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC
EVAL-AD1935EB 4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD1928EB 制造商:AD 制造商全稱:Analog Devices 功能描述:2 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec
EVAL-AD1928EBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:2 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec
EVAL-AD1934EB 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel DAC with PLL, 192 kHz, 24 Bits
EVAL-AD1935EB 制造商:AD 制造商全稱:Analog Devices 功能描述:4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC
EVAL-AD1936EB 制造商:AD 制造商全稱:Analog Devices 功能描述:4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC