- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362799 > Eval-AD1940EB (Analog Devices, Inc.) SigmaDSP-TM Multichannel 28-Bit Audio Processor PDF資料下載
參數(shù)資料
| 型號： | Eval-AD1940EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | SigmaDSP-TM Multichannel 28-Bit Audio Processor |
| 中文描述： | SigmaDSP的，商標多通道28位音頻處理器 |
| 文件頁數(shù)： | 13/32頁 |
| 文件大?。?/td> | 478K |
| 代理商： | EVAL-AD1940EB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD1940
SIGNAL PROCESSING
OVERVIEW
The AD1940 is designed to provide all signal processing
functions commonly used in stereo or multichannel playback
systems. The signal processing flow is set by using the ADI-
supplied software, which allows graphical entry and real-time
control of all signal processing functions.
Rev. 0 | Page 13 of 32
Many of the signal processing functions are coded using full,
56-bit double-precision arithmetic. The input and output word
lengths are 24 bits. Four extra headroom bits are used in the
processor to allow internal gains up to 24 dB without clipping.
Additional gains can be achieved by initially scaling down the
input signal in the signal flow.
The signal processing blocks can be arranged in a custom pro-
gram that can be loaded to the AD1940’s RAM. The available
signal processing blocks are explained in the following sections.
NUMERIC FORMATS
It is common in DSP systems to use a standardized method of
specifying numeric formats. Fractional number systems are
specified by an A.B format, where A is the number of bits to the
left of the decimal point and B is the number of bits to the right
of the decimal point.
The AD1940 uses the same numeric format for both the coeffi-
cient values (stored in the parameter RAM) and the signal data
values. The format is as follows:
Numerical Format: 5.23
Range: –16.0 to (+16.0 1 LSB)
Examples:
1000000000000000000000000000 = –16.0
1110000000000000000000000000 = –4.0
1111100000000000000000000000 = –1.0
1111111000000000000000000000 = –0.25
1111111111111111111111111111 = (1 LSB below 0.0)
0000000000000000000000000000 = 0.0
0000001000000000000000000000 = 0.25
0000100000000000000000000000 = 1.0
0010000000000000000000000000 = 4.0
0111111111111111111111111111 = (16.0 – 1 LSB).
The serial port accepts up to 24 bits on the input and is sign-
extended to the full 28 bits of the core. This allows internal
gains of up to 24 dB without encountering internal clipping.
A digital clipper circuit is used between the output of the DSP
core and the serial output ports (see Figure 8). This clips the top
four bits of the signal to produce a 24-bit output with a range of
1.0 (minus 1 LSB) to –1.0.
4-BIT SIGN EXTENSION
DATA IN
SERIAL PORT
1.23
5.23
SIGNAL PROCESSING
(5.23 FORMAT)
DIGITAL
CLIPPER
5.23
1.23
0
Figure 8. Numeric Precision and Clipping Structure
PROGRAMMING
On power-up, the AD1940’s default program passes the unpro-
cessed input signals to the outputs but the outputs come up
muted by default (see Power-Up Sequence section). There are
1,536 instruction cycles per audio sample, resulting in an inter-
nal clock rate of 73.728 MHz (for f
s
= 48 kHz). This DSP runs in
a stream-oriented manner, meaning all 1,536 instructions are
executed each sample period. The AD1940 may also be set
up to accept double or quad-speed inputs by reducing the
number of instructions/sample, which can be set in the core
control register.
The part can be programmed easily using graphical tools pro-
vided by Analog Devices. No knowledge of writing DSP code is
needed to program this part. The user can simply connect
graphical blocks such as biquad filters, dynamics processors,
mixers, and delays in a signal flow schematic, compile the
design, and load the program and parameter files into the
AD1940’s Program RAM through the control port. Signal
processing blocks available in the provided libraries include
Single- and double-precision biquad filters
Mono and multichannel dynamics processors
Mixers and splitters
Tone and noise generators
First-order filters
Fixed and variable gain
RMS look-up tables
Loudness
Delay
Stereo enhancement (Phat Stereo)
Interpolators and Decimators
More blocks are always in development. Analog Devices also
provides proprietary and third-party algorithms for applications
such as matrix decoding, bass enhancement, and surround
virtualizers. Please contact ADI for information about licensing
these algorithms.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD1953EB | 16-bit fixed point DSP with Flash |
| EVAL-AD1958EB | PLL/Multibit DAC |
| EVAL-AD1959EB | PLL/Multibit DAC |
| EVAL-AD1974EB | 4 ADC with PLL, 192 kHz, 24-Bit Codec |
| EVAl-AD1974EBZ | 4 ADC with PLL, 192 kHz, 24-Bit Codec |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD1940MINIB | 制造商:Analog Devices 功能描述:SIGMADSP EVAL BD - Bulk 制造商:Rochester Electronics LLC 功能描述: |
| EVAL-AD1940MINIBZ | 功能描述:BOARD EVAL AD1940 MINI SIGMADSP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SigmaDSP® 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| EVAL-AD1941EB | 制造商:Analog Devices 功能描述:EVAL BD SIGMADSPMULTICHANAUDIO PROCESSOR - Bulk |
| EVAL-AD1953EB | 制造商:Analog Devices 功能描述:EVAL BRD FOR 3 CH 24 BIT SIG-PROCESS DAC - Bulk 制造商:Analog Devices 功能描述:EVALUATION KIT ((NS)) |
| EVAL-AD1953EBZ | 制造商:Analog Devices 功能描述:EVAL BRD FOR 3 CH 24 BIT SIG-PROCESS DAC - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。