- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362803 > EVAL-AD9833EB (Analog Devices, Inc.) +2.5 V to +5.5 V, 25 MHz Low Power CMOS Complete DDS PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD9833EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | +2.5 V to +5.5 V, 25 MHz Low Power CMOS Complete DDS |
| 中文描述： | 2.5 V至5.5 V，25 MHz低功耗CMOS完整的DDS |
| 文件頁數(shù)： | 10/18頁 |
| 文件大?。?/td> | 210K |
| 代理商： | EVAL-AD9833EB |
AD9833
–
10
–
REV PrG
PRELIMINARY TECHNICAL DATA
Table 2. Description of bits in the Control Register
Bit
Name
Function
D13
B28
Two write operations are required to load a complete word into either of the Frequency registers.
B28 = '1' allows a complete word to be loaded into a frequency register in two consecutive
writes. The first write contains the 14 LSBs of the frequency word and the next write will
contain the 14 MSBs. The first two bits of each sixteen-bit word define the frequency register to
which the word is loaded, and should therefore be the same for both of the consecutive writes.
Refer to table 6 for the appropriate addresses. The write to the frequency register occurs after both
words have been loaded, so the register never holds an intermediate value. An example of a com-
plete 28-bit write is shown in table 5.
When B28 = '0' the 28-bit frequency register operates as 2 14-bit registers, one containing the 14
MSBs and the other containing the 14 LSBs. This means that the 14 MSBs of the frequency
word can be altered independent of the 14 LSBs and vice versa. To alter the 14 MSBs or the 14
LSBs, a single write is made to the appropriate Frequency address. The control bit D12 (HLB)
informs the AD9833 whether the bits to be altered are the 14 MSBs or 14 LSBs.
This control bit allows the user to continuously load the MSBs or LSBs of a frequency register
while ignoring the remaining 14 bits. This is useful if the complete 28 bit resolution is not re-
quired. HLB is used in conjunction with D13 (B28). This control bit indicates whether the 14 bits
being loaded are being transferred to the 14 MSBs or 14 LSBs of the addressed frequency regis-
ter. D13 (B28) must be set to '0' to be able to change the MSBs and LSBs of a frequency word
seperately. When D13 (B28) = '1', this control bit is ignored.
HLB = '1' allows a write to the 14 MSBs of the addressed frequency register.
HLB = '0' allows a write to the 14 LSBs of the addressed frequency register.
The FSELECT bit defines whether the FREQ0 register or the FREQ1 register is used in the
phase accumulator.
The PSELECT bit defines whether the PHASE0 register or the PHASE1 register data is added to
the output of the phase accumulator.
This bit should be set to 0.
RESET = '1' resets internal registers to zero, which corresponds to an analog output of midscale.
RESET = '0' disables Reset. This function is explained further in Table 9.
When SLEEP1 = '1', the internal MCLK clock is disabled. The DAC output will remain at its
present value as the NCO is no longer accumulating.
When SLEEP1 = '0' MCLK is enabled. This function is explained further in Table 10.
SLEEP12 = '1' powers down the on-chip DAC. This is useful when the AD9833 is used to output
the MSB of the DAC data.
SLEEP12 = '0' implies that the DAC is active. This function is explained further in Table 10.
The function of this bit, in association with D1 (MODE), is to control what is output at the
VOUT pin. This is explained further in Table 11.
When OPBITEN = '1' the output of the DAC is no longer available at the VOUT pin. Instead,
the MSB (or MSB/2) of the DAC data is connected to the VOUT pin. This is useful as a coarse
clock source. The bit DIV2 controls whether it is the MSB or MSB/2 that is ouput.
When OPBITEN equals 0, the DAC is connected to VOUT. The MODE bit determines whether
it is a sinusoidal or a ramp output that is available.
This bit must be set to 0.
DIV2 is used in association with D5 (OPBITEN). This is explained further in Table 11.
When DIV2 = '1', the MSB of the DAC data is passed directly to the VOUT pin.
When DIV2 = '0', the MSB/2 of the DAC data is output at the VOUT pin.
This bit must always be set to 0.
This bit is used in association with OPBITEN (D5). The function of this bit is to control what is
output at the VOUT pin when the on-chip DAC is connected to VOUT. This bit should be
set to '0' if the control bit OPBITEN = '1'. This is explained further in Table 11.
When MODE = '1', the SIN ROM is bypassed, resulting in a ramp output from the DAC.
When MODE = '0' the SIN ROM is used to convert the phase information into amplitude infor-
mation which results in a sinusoidal signal at the output.
This bit must always be set to 0.
D12
HLB
D11
FSELECT
D10
PSELECT
D9
D8
Reserved
RESET
D7
SLEEP1
D6
SLEEP12
D5
OPBITEN
D4
D3
Reserved
DIV2
D2
D1
Reserved
MODE
D0
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD9834EB | Low Power, +2.3 V to +5.5 V, 50 MHz Complete DDS |
| EVAL-ADE7752EB | LED MATRIX 5X7 0.7 HI-EFF RED |
| EVAL-ADE7754EB | Poly-phase Multi-Function Energy Metering IC with Serial Port |
| EVAL-ADE7755EB | Energy Metering IC with Pulse Output |
| EVAL-ADE7756EB | Active Energy Metering IC with Serial Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD9833EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For IC Programmable Waveform Generator 制造商:Analog Devices 功能描述:PROGRAMMABLE WAVEFORM GENERATOR - Bulk |
| EVAL-AD9833SDZ | 功能描述:BOARD EVAL FOR AD9833 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:數(shù)字電位器 嵌入式:- 已用 IC / 零件:AD5258 主要屬性:- 次要屬性:- 已供物品:板 相關(guān)產(chǎn)品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP |
| EVAL-AD9834EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD9834EBZ | 制造商:Analog Devices 功能描述:Evaluation Kit For 20 MW Power, 2.3 V To 5.5 V, 75 MHz Complete DDS 制造商:Analog Devices 功能描述:EVAL KIT FOR 20 MW PWR, 2.3V TO 5.5 V, 75 MHZ COMPLETE DDS - Bulk |
| EVAL-AD9834SDZ | 功能描述:BOARD EVAL FOR AD9834 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。