- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362803 > EVAL-ADF4154EB1 (Analog Devices, Inc.) Fractional-N Frequency Synthesizer PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-ADF4154EB1 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 通信、網(wǎng)絡(luò)模塊及開發(fā)工具 |
| 英文描述： | Fractional-N Frequency Synthesizer |
| 中文描述： | 分?jǐn)?shù)N頻率合成器 |
| 文件頁數(shù)： | 10/20頁 |
| 文件大?。?/td> | 470K |
| 代理商： | EVAL-ADF4154EB1 |
ADF4154
MUXOUT AND LOCK DETECT
The output multiplexer on the ADF4154 allows the user to
access various internal points on the chip. The state of
MUXOUT is controlled by M3, M2, and M1 (see Table 9).
Figure 21 shows the MUXOUT section in block diagram form.
Rev. 0 | Page 10 of 20
The N-channel, open-drain, analog lock detect should be
operated with an external pull-up resistor of 10 k nominal.
When lock has been detected, the lock detect is high with
narrow low-going pulses.
R-DIVIDER OUTPUT
N-DIVIDER OUTPUT
ANALOG LOCK DETECT
DGND
CONTROL
MUX
MUXOUT
DV
DD
LOGIC LOW
FAST-LOCK CONTROL
THREE-STATE OUTPUT
DIGITAL LOCK DETECT
0
LOGIC HIGH
Figure 21. MUXOUT Schematic
INPUT SHIFT REGISTERS
The ADF4154 digital section includes a 4-bit RF R counter, a
9-bit RF N counter, a 12-bit FRAC counter, and a 12-bit
modulus counter. Data is clocked into the 24-bit shift register
on each rising edge of CLK. The data is clocked in MSB first.
Data is transferred from the shift register to one of four latches
on the rising edge of LE. The destination latch is determined by
the state of the two control bits (C2 and C1) in the shift register.
These are the 2 LSBs, DB1, and DB0, as shown in Figure 2. The
truth table for these bits is shown in Table 5. Table 6 shows a
summary of how the latches are programmed.
PROGRAM MODES
Table 5 through Table 10 show how to set up the program
modes in the ADF4154.
The ADF4154 programmable modulus is double-buffered. This
means that two events have to occur before the part uses a new
modulus value. First, the new modulus value is latched into the
device by writing to the R-divider register. Second, a new write
must be performed on the N-divider register. Therefore, when-
ever the modulus value is updated, the N-divider register must
then be written to so that the modulus value is loaded correctly.
Table 5. C2 and C1 Truth Table
Control Bits
C2
C1
Data Latch
0
0
N-divider register
0
1
R-divider register
1
0
Control register
1
1
Noise and spur register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-ADF4208EB1 | Evaluation Board For PLL Frequency Synthesizer |
| EVAL-ADF4212EB1 | Evaluation Board For PLL Frequency Synthesizer |
| EVAL-ADF4213EB1 | Evaluation Board For PLL Frequency Synthesizer |
| EVAL-ADF4213EB2 | 2.35GHz Dual Evaluation Board For PLL Frequency Synthesizer |
| EVAL-ADF421XEB1 | Evaluation Board For PLL Frequency Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADF4154EBZ1 | 功能描述:BOARD EVALUATION FOR ADF4154EB1 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADF4156EBZ1 | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
| EVAL-ADF4157EB1Z | 功能描述:BOARD EVALUATION FOR ADF4157 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADF4157EB1Z1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Resolution 6 GHz Fractional-N Frequency Synthesizer |
| EVAL-ADF4158EB1Z | 功能描述:BOARD EVALUATION FOR ADF4158 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。