- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362803 > EVAL-ADF7012EB5 (Analog Devices, Inc.) Multichannel ISM Band FSK/GFSK/OOK/GOOK/ASK Transmitter PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADF7012EB5 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multichannel ISM Band FSK/GFSK/OOK/GOOK/ASK Transmitter |
| 中文描述： | 多通道ISM頻段FSK信號/的GFSK /元件Ook /約克/ ASK發(fā)射 |
| 文件頁數(shù)： | 12/28頁 |
| 文件大?。?/td> | 772K |
| 代理商： | EVAL-ADF7012EB5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
ADF7012
CIRCUIT DESCRIPTION
PLL OPERATION
A fractional-N PLL allows multiple output frequencies to be
generated from a single-reference oscillator (usually a crystal)
simply by changing the programmable N value found in the N
register. At the phase frequency detector (PFD), the reference is
compared to a divided-down version of the output frequency
(VCO/N). If VCO/N is too low a frequency, typically the output
frequency is lower than desired, and the PFD and charge-pump
combination sends additional current pulses to the loop filter.
This increases the voltage applied to the input of the VCO.
Because the VCO of the ADF7012 has a positive frequency vs.
voltage characteristic, any increase in the Vtune voltage applied
to the VCO input increases the output frequency at a rate of kV,
the tuning sensitivity of the VCO (MHz/V). At each interval of
1/PFD seconds, a comparison is made at the PFD until the PFD
and charge pump eventually force a state of equilibrium in the
PLL where PFD frequency = VCO/N. At this point, the PLL can
be described as locked.
Rev. 0 | Page 12 of 28
N
R
CP
PFD
CRYSTAL/R
LOOP FILTER
FVCO
VCO
VCO/N
0
Figure 26.
N
F
R
N
F
F
PFD
CRYSTAL
OUT
×
=
×
=
(1)
For a Fractional N PLL
+
×
=
12
2
FRAC
INT
PFD
F
OUT
F
N
N
(2)
where
N
FRAC
can be bits M1 to M12 in the fractional N register.
CRYSTAL OSCILLATOR
The on-board crystal oscillator circuitry (Figure 27) allows an
inexpensive quartz crystal to be used as the PLL reference. The
oscillator circuit is enabled by setting XOEB low. It is enabled by
default on power-up and is disabled by bringing CE low. Errors
in the crystal can be corrected using the error correction
register within the R register.
A single-ended reference may be used instead of a crystal, by
applying a square wave to the OSC2 pin, with XOEB set high.
OSC1
CP1
CP2
OSC2
0
Figure 27.
Two parallel resonant capacitors are required for oscillation at
the correct frequency—the value of these depend on the crystal
specification. They should be chosen so that the series value of
capacitance added to the PCB track capacitance adds to give the
load capacitance of the crystal, usually 20 pF. Track capacitance
values vary between 2 pF to 5 pF, depending on board layout.
Where possible, to ensure stable frequency operation over all
conditions, capacitors should be chosen so that they have a very
low temperature coefficient and/or opposite temperature
coefficients
CRYSTAL COMPENSATION REGISTER
The ADF7012 features a 15-bit fixed modulus, which allows the
output frequency to be adjusted in steps of FPFD/15. This fine
resolution can be used to easily compensate for initial error and
temperature drift in the reference crystal.
F
ADJUST
= F
STEP
× FEC
(3)
where F
STEP
= FPFD/215 and
FEC
= Bits F1 to F11 in the R
Register. Note that the notation is twos compliment, so F11
represents the sign of the FEC number.
Example
F
PFD
= 10 MHz
F
ADJUST
= 11 kHz
F
STEP
= 10 MHz/2
15
= 305.176 Hz
FEC
= 11 kHz/305.17 Hz = 36 = (00000100100) =
11111011100 = 0x7DC
CLOCK OUT CIRCUIT
The clock out circuit takes the reference clock signal from the
oscillator section above and supplies a divided-down 50:50
mark-space signal to the CLK
OUT
pin. An even divide from
2 to 30 is available. This divide is set by the DB[19:22] in the R
register. On power-up, the CLK
OUT
defaults to divide by 16.
0
DV
DD
CLK
ENABLE BIT
CLK
OUT
OSC1
DIVIDER
1 TO 15
÷
2
Figure 28.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-ADG936-REB | Wideband 4 GHz, 36 dB Isolation at 1 GHz, CMOS 1.65 V to 2.75 V, Dual SPDT |
| EVAL-ADG936EB | Wideband 4 GHz, 36 dB Isolation at 1 GHz, CMOS 1.65 V to 2.75 V, Dual SPDT |
| EVAL-ADM1022 | Evaluation Board for Microprocessor System Temperature Monitor |
| EVAL-ADM1023 | Evaluation Board for Microprocessor System Temperature Monitor |
| EVAL-ADM1026EB | Complete Thermal and System Management Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADF7020-1DBZ4 | 功能描述:BOARD EVAL ADF7020-1 405-435MHZ RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
| EVAL-ADF7020-1DBZ5 | 功能描述:BOARD EVAL ADF7020-2 ADJ FREQ RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
| EVAL-ADF7020-1DBZ6 | 功能描述:BOARD EVAL ADF7020-1 470-510MHZ RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
| EVAL-ADF7020-1DBZ7 | 功能描述:BOARD EVAL ADF7020-1 310-340MHZ RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
| EVAL-ADF7020-1DBZ8 | 功能描述:BOARD EVAL ADF7020-1 128-142MHZ RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。