- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362803 > EVAL-ADF7012EB5 (Analog Devices, Inc.) Multichannel ISM Band FSK/GFSK/OOK/GOOK/ASK Transmitter PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-ADF7012EB5 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multichannel ISM Band FSK/GFSK/OOK/GOOK/ASK Transmitter |
| 中文描述： | 多通道ISM頻段FSK信號(hào)/的GFSK /元件Ook /約克/ ASK發(fā)射 |
| 文件頁數(shù)： | 14/28頁 |
| 文件大小： | 772K |
| 代理商： | EVAL-ADF7012EB5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
ADF7012
Rev. 0 | Page 14 of 28
0
VCO
÷
N
THIRD-ORDER
Σ
-
MODULATOR
PFD/
CHARGE
PUMP
4R
INTEGER-N
FRACTIONAL-N
PA STAGE
–F
DEV
+F
DEV
TxDATA
FSK DEVIATION
FREQUENCY
Figure 30.
The deviation from the center frequency is set using bits D1 to
D9 in the modulation register. The frequency deviation may be
set in steps of
14
2
)
(
PFD
F
STEP
F
Hz
=
(5)
The deviation frequency is therefore
14
2
)
(
Number
Modulation
F
Hz
F
PFD
DEVIATION
×
=
(6)
where
ModulationNumber
is set by bits D1 to D9.
The maximum data rate is a function of the PLL lock time (and
the requirement on FSK spectrum). Because the PLL lock time
is reduced by increasing the loop-filter bandwidth, highest data
rates can be achieved for the wider loop filter bandwidths. The
absolute maximum limit on loop filter bandwidth to ensure
stability for a fractional-N PLL is F
PFD
/7. For a 20 MHz PFD
frequency, the loop bandwidth could be as high as 2.85 MHz.
FSK modulation is selected by setting bits S1 and S2 in the
modulation register low.
GFSK MODULATION
Gaussian Frequency Shift Keying, or GFSK, represents a filtered
form of frequency shift keying. The data to be modulated to RF
is prefiltered digitally using an finite impulse response filter
(FIR). The filtered data is then used to modulate the sigma-
delta fractional-N to generate spectrally-efficient FSK.
FSK consists of a series of sharp transitions in frequency as the
data is switched from one level to an other. The sharp switching
generates higher frequency components at the output, resulting
in a wider output spectrum.
With GFSK, the sharp transitions are replaced with up to 128
smaller steps. The result is a gradual change in frequency. As a
result, the higher frequency components are reduced and the
spectrum occupied is reduced significantly. GFSK does require
some additional design work as the data is only sampled once
per bit, and so the choice of crystal is important to ensure the
correct sampling clock is generated.
For GFSK and GOOK, the incoming bit stream to be trans-
mitted needs to be synchronized with an on-chip sampling
clock which provides one sample per bit to the Gaussian FIR
filter. To facilitate this, the sampling clock is routed to the
TxCLK pin where data is fetched from the host microcontroller
or microprocessor on the falling edge of TxCLK, and the data is
sampled at the midpoint of each bit on TxCLK’s rising edge.
Inserting external RC LPFs on TxDATA and TxCLK lines
creates smoother edge transitions and improves spurious
performance. As an example, suitable components would be a
1 kV resistor and 10 nF capacitor for a data rate of 5 kbps.
FETCH
SAMPLE
FETCH
SAMPLE
FETCH
SAMPLE
FETCH
ADF7012
TxCLK
μ
C
I/O
INT
TxDATA
0
Figure 31. TxCLK/TxDATA Synchronization.
The number of steps between symbol ‘0’ and symbol ‘1’ is
determined by the setting for the index counter.
The GFSK deviation is set up as
12
m
2
2
)
Hz
(
×
=
PFD
F
DEVIATION
GFSK
(7)
where m is the mod control (Bits MC1 to MC3 in the
modulation register).
The GFSK sampling clock samples data at the data rate:
er
IndexCount
tor
DividerFac
F
bps
(
DataRate
PFD
×
=
)
(8)
where
DividerFactor
can be bits D1 to D7, and
IndexCounter
can be bits IC1 and IC2 in the modulation register.
POWER AMPLIFIER
The output stage is based on a Class E amplifier design, with an
open drain output switched by the VCO signal. The output
control consists of six current mirrors operating as a
programmable current source.
To achieve maximum voltage swing, the RF
OUT
pin needs to be
biased at DV
DD
. A single pull-up inductor to DV
DD
ensures a
current supply to the output stage, PA biased to DV
DD
volts, and
with the correct choice of value transforms the impedance.
The output power can be adjusted by changing the value of
bits P1 to P6. Typically, this is P1 to P6 output 20dBm at 0x0,
and 13 dBm at 0x7E at 868MHz, with the optimum matching
network.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-ADG936-REB | Wideband 4 GHz, 36 dB Isolation at 1 GHz, CMOS 1.65 V to 2.75 V, Dual SPDT |
| EVAL-ADG936EB | Wideband 4 GHz, 36 dB Isolation at 1 GHz, CMOS 1.65 V to 2.75 V, Dual SPDT |
| EVAL-ADM1022 | Evaluation Board for Microprocessor System Temperature Monitor |
| EVAL-ADM1023 | Evaluation Board for Microprocessor System Temperature Monitor |
| EVAL-ADM1026EB | Complete Thermal and System Management Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADF7020-1DBZ4 | 功能描述:BOARD EVAL ADF7020-1 405-435MHZ RoHS:是 類別:RF/IF 和 RFID >> RF 評(píng)估和開發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
| EVAL-ADF7020-1DBZ5 | 功能描述:BOARD EVAL ADF7020-2 ADJ FREQ RoHS:是 類別:RF/IF 和 RFID >> RF 評(píng)估和開發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
| EVAL-ADF7020-1DBZ6 | 功能描述:BOARD EVAL ADF7020-1 470-510MHZ RoHS:是 類別:RF/IF 和 RFID >> RF 評(píng)估和開發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
| EVAL-ADF7020-1DBZ7 | 功能描述:BOARD EVAL ADF7020-1 310-340MHZ RoHS:是 類別:RF/IF 和 RFID >> RF 評(píng)估和開發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
| EVAL-ADF7020-1DBZ8 | 功能描述:BOARD EVAL ADF7020-1 128-142MHZ RoHS:是 類別:RF/IF 和 RFID >> RF 評(píng)估和開發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。