參數(shù)資料
型號: EVAL-ADV7189EBM
廠商: Analog Devices, Inc.
英文描述: Multiformat SDTV Video Decoder
中文描述: 標(biāo)清多格式視頻解碼器
文件頁數(shù): 100/104頁
文件大小: 890K
代理商: EVAL-ADV7189EBM
ADV7189
APPENDIX B
PCB LAYOUT RECOMMENDATIONS
The ADV7189 is a high precision, high speed mixed-signal
device. To achieve the maximum performance from the part, it
is important to have a well laid-out PCB board. The following is
a guide for designing a board using the ADV7189.
Analog Interface Inputs
The inputs should receive care when being routed on the PCB.
Track lengths should be kept to a minimum, and 75 trace
impedances should be used when possible. Trace impedances
other than 75 will also increase the chance of reflections.
Power Supply Decoupling
It is recommended to decouple each power supply pin with
0.1 μF and 10 nF capacitors. The fundamental idea is to have a
decoupling capacitor within about 0.5 cm of each power pin.
Also, avoid placing the capacitor on the opposite side of the PC
board from the ADV7189, as doing so interposes resistive vias
in the path. The bypass capacitors should be located between
the power plane and the power pin. Current should flow from
the power plane to the capacitor to the power pin. Do not make
the power connection between the capacitor and the power pin.
Placing a via underneath the 100 nF capacitor pads, down to the
power plane, is generally the best approach (see Figure 38).
Rev. A | Page 100 of 104
0
VDD
GND
10nF
100nF
VIA TO SUPPLY
VIA TO GND
Figure 38. Recommend Power Supply Decoupling
It is particularly important to maintain low noise and good
stability of PVDD. Careful attention must be paid to regulation,
filtering, and decoupling. It is highly desirable to provide
separate regulated supplies for each of the analog circuitry
groups (AVDD, DVDD, DVDDIO, and PVDD).
Some graphic controllers use substantially different levels of
power when active (during active picture time) and when idle
(during horizontal and vertical sync periods). This can result in
a measurable change in the voltage supplied to the analog
supply regulator, which can, in turn, produce changes in the
regulated analog supply voltage. This can be mitigated by
regulating the analog supply, or at least PVDD, from a different,
cleaner, power source (for example, from a 12 V supply).
It is also recommended to use a single ground plane for the
entire board. This ground plane should have a spacing gap
between the analog and digital sections of the PCB (see
Figure 39).
0
ANALOG
SECTION
DIGITAL
SECTION
ADV7189
Figure 39. PCB Ground Layout
Experience has repeatedly shown that the noise performance is
the same or better with a single ground plane. Using multiple
ground planes can be detrimental because each separate ground
plane is smaller, and long ground loops can result.
In some cases, using separate ground planes is unavoidable. For
those cases, it is recommended to at least place a single ground
plane under the ADV7189. The location of the split should be
under the ADV7189. For this case, it is even more important to
place components wisely because the current loops will be
much longer (current takes the path of least resistance). An
example of a current loop: power plane to ADV7189 to digital
output trace to digital data receiver to digital ground plane to
analog ground plane.
PLL
Place the PLL loop filter components as close to the ELPF pin as
possible. Do not place any digital or other high frequency traces
near these components. Use the values suggested in the data
sheet with tolerances of 10% or less.
Digital Outputs (Both Data and Clocks)
Try to minimize the trace length that the digital outputs have to
drive. Longer traces have higher capacitance, which requires
more current, which causes more internal digital noise. Shorter
traces reduce the possibility of reflections.
Adding a series resistor of a value between 30 and 50 can
suppress reflections, reduce EMI, and reduce the current spikes
inside the ADV7189. If series resistors are used, place them as
close to the ADV7189 pins as possible. However, try not to add
vias or extra length to the output trace to get the resistors closer.
If possible, limit the capacitance that each of the digital outputs
drives to less than 15 pF. This can easily be accomplished by
keeping traces short and by connecting the outputs to only one
device. Loading the outputs with excessive capacitance increases
the current transients inside the ADV7189, creating more
digital noise on its power supplies.
相關(guān)PDF資料
PDF描述
EVAL-ADV7400AEBM 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer
EVAL-CONTROLBOARD 1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
EVK71-050 BIPOLAR TRANSISTOR MODULES Rating and Specifications
EVM31-050A BIPOLAR TRANSISTOR MODULES Rating and Specifications
EVL31-050 BIPOLAR TRANSISTOR MODULES Rating and Specifications
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADV7195EB 功能描述:BOARD EVAL FOR ADV7195 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
EVAL-ADV7197EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-ADV7280MEBZ 制造商:Analog Devices 功能描述:EVALUATION BOARD CSI MIPI OUTPUT
EVAL-ADV7281MAEBZ 制造商:Analog Devices 功能描述:EVALUATION BOARD CSI MIPI OUTPUT
EVAL-ADV7281MEBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 4 Oversampled SDTV Video Decoder with Differential Inputs