- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362803 > EVAL-CONTROLBRD2 (Analog Devices, Inc.) 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer PDF資料下載
參數(shù)資料
| 型號： | EVAL-CONTROLBRD2 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | ADC |
| 英文描述： | 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| 中文描述： | 4通道，1.5 MSPS的12位和10位并行ADC的一個序列 |
| 文件頁數(shù)： | 28/32頁 |
| 文件大小： | 1253K |
| 代理商： | EVAL-CONTROLBRD2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁
AD7933/AD7934
Preliminary Technical Data
POWER VS. THROUGHPUT RATE
A big advantage of powering the ADC down after a conversion
is that the power consumption of the part is significantly
reduced at lower throughput rates. When using the different
power modes, the AD7933/AD7934 is only powered up for the
duration of the conversion. Therefore, the average power
consumption per cycle is significantly reduced. F
show plots of the power versus the throughput when
operating in auto shutdown and auto standby modes.
and
igure 42
Figure 42. Power vs. Throughput in Auto Shutdown Mode
Figure 43
Figure 43. Power vs. Throughput in Auto Standby Mode
MICROPROCESSOR INTERFACING
AD7933/AD7934 to ADSP-21xx Interface
Figure 44
shows the AD7933/AD7934 interfaced to the ADSP-
21xx series of DSPs as a memory mapped device. A single wait
state may be necessary to interface the AD7933/AD7934 to the
ADSP-21xx, depending on the clock speed of the DSP. The wait
state can be programmed via the data memory wait state
control register of the ADSP-21xx (see the ADSP-21xx family
User’s Manual for details). The following instruction reads from
the AD7933/AD7934:
Figure 44. Interfacing to the ADSP-21xx
AD7933/AD7934 to ADSP-21065L Interface
Figure 45
shows a typical interface between the
AD7933/AD7934 and the ADSP-21065L SHARC processor.
This interface is an example of one of three DMA handshake
modes. The MS
x
control line is actually three memory select
lines. Internal ADDR
25–24
are decoded into MS
3-0
, these lines are
then asserted as chip selects. The DMAR
1
(DMA request 1) is
used in this setup as the interrupt to signal the end of the
conversion. The rest of the interface is standard handshaking
operation.
MR = DM (ADC)
where ADC is the address of the AD7933/AD7934.
AD7933/
AD7934*
ADSP-21xx*
WR
RD
DB0 TO DB11
D0 TO D23
A0 TO A15
DMS
IRQ2
BUSY
CS
CONVST
OPTIONAL
WR
RD
*ADDITIONAL PINS OMITTED FOR CLARITY
ADDRESS BUS
DATA BUS
ADDRESS
DECODER
0
Figure 45. Interfacing to the ADSP-21065L
AD7933/
AD7934*
ADSP-21065L*
WR
DB0 TO DB11
D0 TO D31
ADDR
0
TO ADDR
23
MS
X
DMAR
1
BUSY
CS
CONVST
OPTIONAL
WR
RD
RD
*ADDITIONAL PINS OMITTED FOR CLARITY
ADDRESS BUS
ADDRESS BUS
DATA BUS
ADDRESS
LATCH
ADDRESS
DECODER
0
Rev. PrG | Page 28 of 32
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD7940CB | 3mW, 100kSPS, 14-Bit ADC in 6-Lead SOT-23 |
| EVAL-AD974CB | AD974 4-Channel, 16-Bit, 200 kSPS ADC(四通道,200kSPS,16位A/D轉(zhuǎn)換器,AD974的評估板) |
| EVAL-AD9831EB | CMOS Complete DDS |
| EVAL-AD9833EB | +2.5 V to +5.5 V, 25 MHz Low Power CMOS Complete DDS |
| EVAL-AD9834EB | Low Power, +2.3 V to +5.5 V, 50 MHz Complete DDS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-CONTROL-BRD2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer |
| EVAL-CONTROLBRD22 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC |
| EVALCONTROLBRD23 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs |
| EVAL-CONTROLBRD23 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Pseudo Differential, 555 kSPS, 12-Bit ADC in an 8-Lead SOT-23 |
| EVAL-CONTROLBRD24 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 MSPS, 12-Bit ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。