- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375864 > FMS7401LVN14 (FAIRCHILD SEMICONDUCTOR CORP) Digital Power Controller PDF資料下載
參數(shù)資料
| 型號： | FMS7401LVN14 |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Digital Power Controller |
| 中文描述： | 8-BIT, EEPROM, 2.04 MHz, MICROCONTROLLER, PDIP14 |
| 封裝： | PLASTIC, DIP-14 |
| 文件頁數(shù)： | 38/80頁 |
| 文件大小： | 1535K |
| 代理商： | FMS7401LVN14 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
FMS7401/7401L
PRODUCT SPECIFICATION
38
REV. 1.0.2 6/23/04
The PWM Timer 1 can be programmed to toggle one or both PWM output signals (T1HS1 and T1HS2) to support a variety of
output configurations (half bridge, full bridge,
8
low side or high side driving). These outputs may be used to drive an external
half-bridge driver and are enabled by programming the T1C1 and T1C2 bits in the T1CNTRL register (see
Table 16
). The
T1HS1 (G0) and T1HS2 (G5) output signals may be configured with opposite phases and dead time controlled edges (see
Figure 12
). The phases of the output signals are configured by the bits of the PORTGD I/O configuration register.
9
Upon device
power-up, the T1HS1 and T1HS2 signals may be programmed to default as active high/low outputs by the default I/O configu-
ration register bits in the non-volatile Initialization Register 4.
10
Both G0/T1HS1 and G5/T1HS2 pins will configure to their
programmed default state after T
DIO
2
from the system reset trigger (e.g. from a POR). The G0/T1HS1 and G5/T1HS2 pins may
both be configured as outputs with common or opposite phases. If configured as outputs, the PORTGD[0] and PORTGD[5] bits
configure the T1HS1 and T1HS2 signals as active high or low. If the PORTGD bit is 0, the output signal is active high, other-
wise it is active low. The PORTGD[1] bit also configures the G1/ADSTROBE pin as an active high/low signal once configured
as an output. The Initialization Register 4 bits only default the G0/T1HS1 and G5/T1HS2 pins not the G1/ADSTROBE pin.
From factory, the G0/T1HS1, G5/T1HS2 and G1/ADSTROBE device pins are defaulted as tri-stated inputs. The pins must be
configured by the Initialization Register 4 bits or by software directly through the PORTGC and PORTGD register as an output
port before enabling the TMR1 counter and its outputs.
The dead time counter of the Timer 1 circuit controls the dead time (T
DT
) delay between the T1HS1 and T1HS2 output edge
transitions through the DT[4:0] bits of the DTIME register. The dead time counter delay is first triggered after the TMR1
counter equals to the T1CMPA value and the T1HS1 signal transitions from its resting (off) to its active (on) state. Once the
programmed T
DT
completes, the T1HS2 signal then transitions from its resting (off) to its active (on) state. The dead time
counter delay is triggered for a second time after the TMR1 counter equals to the T1RA value and the T1HS2 signal transitions
from its active (on) to its resting (off) state. Once the programmed T
DT
completes, the T1HS1 signal then transitions from its
active (on) to its resting (off) state ending the PWM cycle. The PWM cycle is considered complete once the TMR1 counter
completes the T1RA count plus T
DT
even in the T1HS1 and T1HS2 outputs are disabled.
The T1HS1 and T1HS2 PWM output signals may be programmed to be automatically disabled by the output of the digital filter
(PWMOFF) in Programmable Comparator circuit. The output may be programmed to disable the Timer 1 circuit completely or
disable only the current PWM cycle. Refer to the
Programmable Comparator Circuit
section of the datasheet for details.
The Timer 1’s ADSTROBE output signal may be configured as the G1/ADSTROBE device output if the T1BOUT bit of the
T1CNTRL register is set. The ADSTROBE signal, however, is always generated by the Timer 1 circuit. Initially, the
ADSTROBE begins its PWM cycle at its resting (off) state and transitions to its active (on) state once the TMR1 counter com-
pletes its count equal to the T1CMPB value. The active (on) edge transition of the ADSTROBE output may be programmed to
automatically trigger an ADC conversion cycle if the ENDAS bit of the ADCNTRL2 register is set. Refer to the
ADC Circuit
section of the datasheet for details.
The T1PND bit of the T1CNTRL register is set once the TMR1 counter completes the count equal to the T1RA value (over-
flows). Software may use the T1PND bit to monitor the PWM cycles and/or trigger microcontroller hardware interrupts
(TMRI1) if the T1EN bit of the T1CNTRL register is set. Software must clear the T1PND bit in order to detect a new overflow
condition and/or trigger a new interrupt.
6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FMS7G10US60S | SWTCH ROLLER SPDT 20A SCRW TERM |
| FMS7G10US60 | SWTCH ROLLER SPDT 20A SOLD TERM |
| FMS7G15US60S | SWTCH LEVER SPDT 20A SCREW TERM |
| FMS7G15US60 | SWTCH ROLLER SPDT 20A SCRW TERM |
| FMS7G20US60S | Compact & Complex Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FMS7401LVN14_Q | 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| FMS75X6 | 功能描述:MAGENTIC STRIP .75" X 6' RoHS:否 類別:線纜，導(dǎo)線 - 管理 >> 線槽，走線系統(tǒng) - 附件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PANDUCT® 附件類型:蓋 - 線管 適用于相關(guān)產(chǎn)品:Panduit 導(dǎo)管 H 型 高度:- 寬:4"（101.6mm） 長度:36.0"（914.4mm） 顏色:黑 其它名稱:298-HC4BL36 |
| FMS7857MTD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ten Distributed-Output Clock Driver |
| FMS7857MTDT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ten Distributed-Output Clock Driver |
| FMS7950KWC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Fairchild Semiconductor Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。