參數(shù)資料
型號(hào): FMS7401LVN14
廠商: FAIRCHILD SEMICONDUCTOR CORP
元件分類: 微控制器/微處理器
英文描述: Digital Power Controller
中文描述: 8-BIT, EEPROM, 2.04 MHz, MICROCONTROLLER, PDIP14
封裝: PLASTIC, DIP-14
文件頁(yè)數(shù): 45/80頁(yè)
文件大?。?/td> 1535K
代理商: FMS7401LVN14
PRODUCT SPECIFICATION
FMS7401/7401L
REV. 1.0.2 6/23/04
45
9
The Multi-input Wakeup (MIW) circuit may be used to wake the device from either Halt or Idle Mode
1
with an external event,
generate flags for software monitoring and microcontroller hardware interrupts by any one or all I/O ports (G0–G7). The MIW
circuit is configured using the Wakeup Enable (WKEN), Wakeup Edge (WKEDG), Wakeup Pending (WKPND) and
T0CNTRL memory mapped registers.
2
The WKEN, WKEDG and WKPND are 8-bit registers where each bit corresponds to
an I/O port pin (see
Table 21
). All four registers are initialized to 0x00 upon a system reset.
Multi-input Wakeup Circuit
The PWMOFF output signal may also be programmed as an input of the G6 port MIW circuit. Interrupts may be triggered if
the PWMOFF/G6 input MIW circuit is enabled and configured to trigger its microcontroller hardware interrupt (EDGEI).
Bit 6 (PWMINT) of the DDELAY register, if set to 1, selects the PWMOFF signal in place of its G6 input to the MIW circuit.
Software must then enable the MIW PWMOFF/G6 circuit by setting the WKEN[6] bit. The WKEDG[6] bit must also be
cleared to select the rising edge transitions on the PWMOFF signal as its WKPND[6] bit trigger. Software may monitor the
WKPND[6] flag or enable the MIW hardware interrupt (EDGEI) to help detect when the PWMOFF signal is triggered. Refer
to the
Programmable Comparator Circuit
sections of the datasheet for addition details.
9.1
The Wakeup Enable (WKEN) register individually enables an I/O port’s edge transition to trigger a wakeup/interrupt pending
flag. If the WKEN register bit is 1, the corresponding I/O port’s MIW circuitry (defined by its bit number) is enabled; other-
wise, the port circuitry remains disabled and the pending flag may not be triggered.
MIW Configuration Registers
The Wakeup Edge (WKEDG) register bits are used to program an enabled I/O port’s pending flag to be triggered from either a
rising-/falling-edge transition. If the WKEDG register bit is 1, a falling-edge transition of the enabled I/O port will trigger the
pending flag. If zero, a rising-edge transition of the enabled I/O port will trigger the pending flag.
The MIW circuit shares a single hardware interrupt (EDGEI) among all pending flags and is enabled by the Wakeup Interrupt
enable (WKINTEN) bit of the T0CNTRL register.
2
The WKINTEN bit enables hardware interrupts for the MIW circuit if set
to 1.
3
The Wakeup Pending (WKPND) register contains the pending flags corresponding to each of the I/O port pins. If a WKPND
register bit is 1, the programmed I/O port edge transition has triggered its pending flag. If zero, the flag is not pending and no
transition has occurred from the last pending reset. A pending flag may only be triggered by enabled I/O ports (if its WKEN
register bit is 1). Once a pending flag is triggered, all flags are logically-ORed together to trigger a WAKEOUT if in Halt/Idle
Mode and/or hardware interrupts (if enabled). If software is to re-enter Halt/Idle Mode, all pending flags must be cleared, oth-
erwise the command is ignored. Since all MIW pending flags share a single hardware interrupt, software must take care with
the handling of the pending flags when more than one pending flag is enabled. As long as a MIW pending flag is set, the hard-
ware interrupt will continue to execute software’s MIW interrupt service routine with highest priority until all pending flags are
cleared.
4
Upon exiting Halt/Idle Mode or before leaving software’s MIW interrupt service routine, the RBIT instruction may be used to
clear a particular pending flag. The RBIT instruction takes two instruction clock cycles to complete its execution. In the first
cycle, all eight register bits are automatically read to obtain their most current value. In the second cycle, the bit to be cleared is
given its new value and all bits are then re-written to the register. Using the RBIT instruction to clear an individual pending flag
causes no potential hazards if only one wakeup I/O port is enabled. However, if more than one I/O port is enabled software
may inadvertently clear a recently triggered pending flag if the trigger happened during the second phase of the RBIT instruc-
tion execution. To avoid this condition, the LD instruction must be used to clear a set pending flag. The MIW circuit is
designed such that software may not trigger a pending flag by writing a 1 to a WKPND register bit, it may only be cleared. The
action of writing a 1 to a WKPND register bit holds the current bit value. The action of writing a 0 to a WKPND register bit
clears the bit value. Therefore, the “LD WKPND, #0F7H” instruction will clear the WKPND[3] while all others bits remain the
same.
相關(guān)PDF資料
PDF描述
FMS7G10US60S SWTCH ROLLER SPDT 20A SCRW TERM
FMS7G10US60 SWTCH ROLLER SPDT 20A SOLD TERM
FMS7G15US60S SWTCH LEVER SPDT 20A SCREW TERM
FMS7G15US60 SWTCH ROLLER SPDT 20A SCRW TERM
FMS7G20US60S Compact & Complex Module
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FMS7401LVN14_Q 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
FMS75X6 功能描述:MAGENTIC STRIP .75" X 6' RoHS:否 類別:線纜,導(dǎo)線 - 管理 >> 線槽,走線系統(tǒng) - 附件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PANDUCT® 附件類型:蓋 - 線管 適用于相關(guān)產(chǎn)品:Panduit 導(dǎo)管 H 型 高度:- 寬:4"(101.6mm) 長(zhǎng)度:36.0"(914.4mm) 顏色:黑 其它名稱:298-HC4BL36
FMS7857MTD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ten Distributed-Output Clock Driver
FMS7857MTDT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ten Distributed-Output Clock Driver
FMS7950KWC 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Fairchild Semiconductor Corporation 功能描述: