參數(shù)資料
型號: FMS7401LVN
廠商: FAIRCHILD SEMICONDUCTOR CORP
元件分類: 微控制器/微處理器
英文描述: Digital Power Controller
中文描述: 8-BIT, EEPROM, 2.04 MHz, MICROCONTROLLER, PDIP8
封裝: PLASTIC, DIP-8
文件頁數(shù): 11/80頁
文件大?。?/td> 1535K
代理商: FMS7401LVN
PRODUCT SPECIFICATION
FMS7401/7401L
REV. 1.0.2 6/23/04
11
The FS[1:0] bits of the PSCALE register
4
select the divide factor for the F
PWMCLK
output (see
Table 3
). The FS bits may be
changed by software at any time; however, if the PWM Timer 1 circuit is in run mode the FS[1:0] value will not change the
F
PWMCLK
output frequency until after the PWM cycle ends (once the TMR1 counter overflows). The last FS[1:0] value at the
PWM cycle end time will dictate the divide factor of the F
PWMCLK
output for the next PWM cycle. When reading the FS[1:0],
the value reported will be the last value written by software (it may not necessarily reflect the divide factor for the current
PWM cycle).
The main system instruction clock (F
ICLK
) source may be provided by the internal oscillator (F
OSC
) or the PLL’s F
(FS=0)
output
with the same divide factor as the FS[1:0] = 00 selection.
6
The FMODE bit of the PSCALE register
4
selects between the F
(FS=0)
(if FMODE=1) or F
RCLK1
divided-by-2 signal. With the FMODE bit enabled, it is possible to execute instructions at a speed
eight times faster than the standard. The FMODE bit may not be set if the PLL is not enabled.
5
Any attempts to write to
FMODE while PLLEN=0 will force FMODE=0 ignoring any set instruction. Once the PLL has been enabled, software may
change F
ICLK
’s source on-the-fly during normal instruction execution in order to speed-up a particular action.
In order to synchronously disable the PLL clocking structure, software must clear FSEL and FMODE before clearing the
PLLEN bit in order to disable the PLL successfully e.g. using separate instructions like “RBIT PLLEN, PSCALE.” There are
also special conditions for Halt/Idle power saving modes that must also be considered. Please refer to the
Power Saving Modes
section of the datasheet for details.
Figure 3. Internal Clock Scheme
F
PWMCLK
Digital
C
lock
M
u
lti
p
li
er
(
PLL
)
F
S[1]
F
S[
0
]
Di
v
i
d
e
by
2
PLL
EN
F
S
E
L
F
M
O
D
E
R
E
F
BY
2
F
I
CLK
Y
S
e
l
A
B
A
B
Y
S
e
l
A
B
S
e
l
Y
F
R
CLK
1
F
(
F
S
=
0
)
F
R
CLK
2
C
lock
i
mm
i
n
g
I
N
I
T
2
I
n
t
er
n
al
O
s
cillato
r
F
T
1
CLK
(
F
PLL
)
(
F
O
S
C
)
相關(guān)PDF資料
PDF描述
FMS7401LVN14 Digital Power Controller
FMS7G10US60S SWTCH ROLLER SPDT 20A SCRW TERM
FMS7G10US60 SWTCH ROLLER SPDT 20A SOLD TERM
FMS7G15US60S SWTCH LEVER SPDT 20A SCREW TERM
FMS7G15US60 SWTCH ROLLER SPDT 20A SCRW TERM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FMS7401LVN14 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
FMS7401LVN14_Q 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
FMS75X6 功能描述:MAGENTIC STRIP .75" X 6' RoHS:否 類別:線纜,導(dǎo)線 - 管理 >> 線槽,走線系統(tǒng) - 附件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PANDUCT® 附件類型:蓋 - 線管 適用于相關(guān)產(chǎn)品:Panduit 導(dǎo)管 H 型 高度:- 寬:4"(101.6mm) 長度:36.0"(914.4mm) 顏色:黑 其它名稱:298-HC4BL36
FMS7857MTD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ten Distributed-Output Clock Driver
FMS7857MTDT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ten Distributed-Output Clock Driver