
KING BILLION ELECTRONICS CO., LTD
駿
億
電
子
股
份
有
限
公
司
HE84G752B
HE80004 Series
January 21, 2005
This specification is subject to change without notice. Please contact sales person for the latest version before use.
38
V0.93
I/F
CTRL
BAUD-RATE
Interrupt Id Reg
Line Status Reg
Line Control Reg
Bus
Buffer
Trans Hoding Reg
Rec Buffer Reg
Div Latch (LS)
Div Latch (MS)
“
Transmitter
control signal
"
INTR
Interrupt
Interrupt En Reg
“
Transmitter
“Receive status"
RESET
EX_PT[7:0]
MCLK
XRD_N
XWR_N
ADS_N
RECEIVE
MACHINE
Rec Shift Reg
TIMING
CAND
TRTIMING
CAND
Trans Shift Reg
SOUT
SIN
BrgClk
coReceiver
"
19.1.
Interface Registers
Addressable extension register used to interface with MCU
Address
Name
00H
RBR
01H
THR
02H
IEIR
0
RLSI
03H
LCR
BRGE
SB
04H
BRL
05H
BRH
06H
LSR
0
TEMT
IEIR: Interrupt enable/disable identification register.
LCR: Line control register.
LSR: Line status register.
19.2.
Baud Rate Configuration Register
Function
Mode
R
R/W
R/W
R/W
R/W
R/W
R
RESET
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
0110 0000
UART RECEIVER BUFFER
UART TRANSMITTER HOLDING REGISTER
THRI
RBRI
SP
EPS
UART LSB of Baud Rate Register
UART MSB of Baud Rate Register
THRE
BI
0
ID2
STB
ID1
WLS1
ID0
WLS0
PEN
FE
PE
OE
DR
The BRH and BRL registers hold the upper and lower bytes of 16 bit baud rate divisor and which are
readable/writable. The baud rate of UART is calculated as following: