- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384400 > HEF4024BP (NXP Semiconductors N.V.) 7-stage binary counter PDF資料下載
參數(shù)資料
| 型號： | HEF4024BP |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 通用總線功能 |
| 英文描述： | 7-stage binary counter |
| 封裝： | HEF4024BP<SOT27-1 (DIP14)|<<http://www.nxp.com/packages/SOT27-1.html<1<Always Pb-free,;HEF4024BT<SOT108-1 (SO14)|<<http://www.nxp.com/packages/SOT108-1.html<1<week |
| 文件頁數(shù)： | 6/14頁 |
| 文件大?。?/td> | 100K |
| 代理商： | HEF4024BP |
HEF4024B
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 6 — 10 October 2011
6 of 14
NXP Semiconductors
HEF4024B
7-stage binary counter
[1]
The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C
L
in pF).
t
t
is the same as t
TLH
and t
THL
.
[2]
t
t
transition time
see
Figure 5
5 V
10 V
15 V
5 V
10 V
15 V
5 V
10 V
15 V
5 V
10 V
15 V
5 V
10 V
15 V
[2]
10 ns + (1.00 ns/pF)C
L
9 ns + (0.42 ns/pF)C
L
6 ns + (0.28 ns/pF)C
L
-
-
-
60
30
20
80
35
25
20
15
15
5
13
18
60
30
20
30
15
10
40
20
15
10
5
5
10
25
35
120
60
40
-
-
-
-
-
-
-
-
-
-
-
-
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
MHz
t
W
pulse width
CP HIGH;
minimum width
see
Figure 5
MR HIGH;
minimum width
see
Figure 5
t
rec
recovery time
MR;
see
Figure 5
f
max
maximum
frequency
CP input;
J = K = HIGH;
see
Figure 5
Table 7.
V
SS
= 0 V; T
amb
= 25
C; for test circuit see
Figure 6
; unless otherwise specified.
Symbol Parameter
Conditions
Dynamic characteristics
…continued
V
DD
Extrapolation formula
[1]
Min
Typ
Max
Unit
Table 8.
P
D
can be calculated from the formulas shown. V
SS
= 0 V; t
r
= t
f
20 ns; T
amb
= 25
C.
Symbol
Parameter
V
DD
Typical formula for P
D
(
W)
P
D
dynamic power
dissipation
10 V
P
D
= 2100
f
i
+
(f
o
C
L
)
V
DD2
15 V
P
D
= 5200
f
i
+
(f
o
C
L
)
V
DD2
Dynamic power dissipation P
D
Where:
f
i
= input frequency in MHz;
f
o
= output frequency in MHz;
C
L
= output load capacitance in pF;
V
DD
= supply voltage in V;
(f
o
C
L
) = sum of the outputs.
5 V
P
D
= 500
f
i
+
(f
o
C
L
)
V
DD2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HEF4025BP | Triple 3-input NOR gate |
| HEF4025BT | Triple 3-input NOR gate |
| HEF4027BP | Dual JK flip-flop |
| HEC4027BT | Dual JK flip-flop |
| HEF4027BT | Dual JK flip-flop |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HEF4024BP,652 | 功能描述:計數(shù)器 IC 7-STAGE BIN COUNTER RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| HEF4024BP652 | 制造商:NXP Semiconductors 功能描述:IC 7 STAGE BINARY COUNTER DIP-14 |
| HEF4024BPN | 功能描述:計數(shù)器 IC 7-STAGE BIN COUNTER RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| HEF4024BT | 制造商:NXP Semiconductors 功能描述:HEF4000 Counter/Divider Bulk |
| HEF4024BT,652 | 功能描述:計數(shù)器 IC 7-STAGE BIN COUNTER RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。