參數(shù)資料
型號(hào): HFA3841CN96
廠商: INTERSIL CORP
元件分類: 微控制器/微處理器
英文描述: Wireless LAN Medium Access Controller
中文描述: 1 CHANNEL(S), 11M bps, LOCAL AREA NETWORK CONTROLLER, PQFP128
封裝: PLASTIC, MS-026BHB, LQFP-128
文件頁數(shù): 24/27頁
文件大?。?/td> 211K
代理商: HFA3841CN96
24
Power Sequencing
The HFA3841 provides a number of firmware controlled port
pins that are used for controlling the power sequencing and
other functions in the front end components of the PHY.
Packet transmission requires precise control of the radio.
Ideally, energy at the antenna ceases after the last symbol of
information has been transmitted. Additionally, the
transmit/receive switch must be controlled properly to protect
the receiver. It's also important to apply appropriate
modulation to the PA while it's active.
Signaling sequences for the beginning and end of normal
transmissions are illustrated in Figure 24. Table 4 lists
applicable delays.
A transmission begins with PE2 as shown in Figure 24. Next,
the transmit/receive switch is configured for transmission via
the differential pair TR_SW and TR_SW_BAR. This is
followed by TX_PE which activates the transmit state
machine in the BBP. Lastly, PA_PE activates the PA. Delays
for these signals related to the initiation of transmission are
referenced to PE2.
Immediately after the final data bit has been clocked out of
the HFA3841, TX_PE is de-asserted. The HFA3841 then
waits for TXRDY to go inactive, signaling that the BBP has
modulated the final information-rich symbol. It then
immediately de-asserts PA_PE followed by placing the
transmit/receive switch in the receive position and ending
with PE2 going high. Delays for these signals related to the
termination of transmission are referenced to the rising edge
of PE2.
NOTE: Preamble/Header and Data is transmitted LSB first. TXD shown generated from rising edge of TXC.
FIGURE 22. BBP TRANSMIT PORT TIMING
TXC
TX_PE
TXD
TXRDY
FIRST DATA BIT SAMPLED
LSB
MSB
DATA PACKET
LAST DATA BIT SAMPLED
DEASSERTED WHEN LAST
CHIP OF MPDU CLEARS
MOD PATH OF 3861
FIGURE 23. BBP TRANSMIT PORT SIGNAL TIMING
t
PEH
t
TLP
t
ME
t
RI
t
TCD
t
TCD
t
RC
t
TDH
t
TDS
t
DI
TX_PE
I
OUT,
Q
OUT
TXRDY
TXC
TXD
Preliminary - HFA3841
相關(guān)PDF資料
PDF描述
HFA3842A PCMCIA/USB Wireless LAN Medium Access Controller
HFA3842AIN 3.3V 288-mc CPLD
HFA3842AIN-TK Circular Connector; No. of Contacts:41; Series:MS27473; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:20; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:20-41 RoHS Compliant: No
HFA3860B Direct Sequence Spread Spectrum Baseband Processor(直接序列擴(kuò)頻基帶處理器)
HFA3860 3.3V 288-mc CPLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HFA3842 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wireless LAN Medium Access Controller
HFA3842A 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:PCMCIA/USB Wireless LAN Medium Access Controller
HFA3842AIN 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:PCMCIA/USB Wireless LAN Medium Access Controller
HFA3842AIN-TK 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:PCMCIA/USB Wireless LAN Medium Access Controller
HFA3842B 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:PCMCIA/USB Wireless LAN Medium Access Controller