參數(shù)資料
型號: HFA3861
廠商: Intersil Corporation
元件分類: 基帶處理器
英文描述: Direct Sequence Spread Spectrum (DSSS) baseband processor(直接序列擴(kuò)頻基帶處理器)
中文描述: 直接序列擴(kuò)頻(DSSS)基帶處理器(直接序列擴(kuò)頻基帶處理器)
文件頁數(shù): 26/35頁
文件大?。?/td> 218K
代理商: HFA3861
26
Bit 3
Analog TX Shut_down
1 = enable
0 = disable
Bit 2
Analog RX Shut_down
1 = enable
0 = disable
Bit 1
Analog Standby
1 = enable
0 = disable
Bit 0
Enable manual control of mixed signal power down signals using bits 1:7
1 = enable
0 = disable, normal operation (devices controlled by RESET, TX_PE, RX_PE)
CONFIGURATION REGISTER 13 ADDRESS (1Ah) R/W A/D TEST MODES 2 (Continued)
CONFIGURATION REGISTER 14 ADDRESS (1Ch) R/W A/D TEST MODES 3
Bit 7
DFS- select straight binary output of I/Q and RF A/D converters
Bits 6:4
I/Q DAC input control. This DAC gives an analog look at various internal digital signals that are suitable for analog
representation.
000 = normal (TX filter)
001 = down converter
010 = E/L integrator - upper 6 bits (Q) and AGC error (I)
011 = I/ Q A/D’s
100 = Bigger picker output. Upper 6 bits of FWT_I winner and FWT_Q winner
101 = CMF weights - upper 6 bits of all 16 CMF weights are circularly shifted with full scale negative sync pulse interleaved
between them
110 = TestBus pins (5:0) when configured as inputs, CR32(4), to both I and Q inputs
111 = Barker Correlator/ low rate samples - as selected by bit 7 CR32
Bit 3
Enable test bus into RX and TX DAC (if below bit is 0)
0 = normal
1 = enable
Bit 2
Enable RF A/D into RX DAC
0 = normal
1 = enable
Bit 1
VRbit1
Bit 0
VRbit0
CONFIGURATION REGISTER 15 ADDRESS (1Eh) R/W AGC CONTROL 1
Bit 7
R/W but not currently used internally, should be set to zero to ensure compatibility with future revisions.
Bits 6:0
AGC gain clip (7 bit value, MSB unused)
CONFIGURATION REGISTER 16 ADDRESS (20h) R/W AGC CONTROL 2
Bits 7:4
AGC mid Sat counts (0-15 range)
Bits 3:0
AGC low Sat Count (0-15 range)
CONFIGURATION REGISTER 17 ADDRESS (22h) R/W AGC CONTROL 4
Bits 7:6
Unused, set to 0
Bit 5:0
AGC timer count (number of clocks in AGC cycle, 0-63 range)
CONFIGURATION REGISTER 18 ADDRESS (24h) R/W AGC CONTROL 5
Bits 7:4
AGC high sat attenuation (0-60)
Bits 3:0
AGC (0-15 range)
HFA3861
相關(guān)PDF資料
PDF描述
HFA3861IV Direct Sequence Spread Spectrum Baseband Processor
HFA3861IV96 Direct Sequence Spread Spectrum Baseband Processor
HFA3925 2.4GHz - 2.5GHz 250mW Power Amplifier(2.4GHz - 2.5GHz 250mW 功率放大器)
HFA3926 2.0GHz - 2.7GHz 250mW Power Amplifier(2.0GHz - 2.7GHz 250mW 功率放大器)
HFA3926IA 2.0GHz - 2.7GHz 250mW Power Amplifier
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HFA3861A 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processo
HFA3861AIN 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processo
HFA3861AIN96 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processo
HFA3861B 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor
HFA3861BIN 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor