- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384413 > HI-3583PQIF-10 (HOLT INTEGRATED CIRCUITS INC) 3.3V ARINC 429 TERMINAL IC PDF資料下載
參數(shù)資料
| 型號： | HI-3583PQIF-10 |
| 廠商： | HOLT INTEGRATED CIRCUITS INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 3.3V ARINC 429 TERMINAL IC |
| 中文描述： | 2 CHANNEL(S), 125K bps, SERIAL COMM CONTROLLER, PQFP52 |
| 封裝： | ROHS COMPLIANT, PLASTIC, QFP-52 |
| 文件頁數(shù)： | 2/16頁 |
| 文件大?。?/td> | 148K |
| 代理商： | HI-3583PQIF-10 |
SIGNAL
VDD
RIN1A
RIN1B
RIN2A
RIN2B
D/R1
FF1
HF1
D/R2
FF2
HF2
FUNCTION
POWER
INPUT
INPUT
INPUT
INPUT
OUTPUT
OUTPUT
OUTPUT
OUTPUT
OUTPUT
OUTPUT
INPUT
INPUT
INPUT
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
POWER
DESCRIPTION
+3.3V power supply pin
ARINC receiver 1 positive input
ARINC receiver 1 negative input
ARINC receiver 2 positive input
ARINC receiver 2 negative input
Receiver 1 data ready flag
FIFO full Receiver 1
FIFO Half full, Receiver 1
Receiver 2 data ready flag
FIFO full Receiver 2
FIFO Half full, Receiver 2
Receiver data byte selection (0 = BYTE 1) (1 = BYTE 2)
Data Bus control, enables receiver 1 data to outputs
Data Bus control, enables receiver 2 data to outputs if
Data Bus
Data Bus
Data Bus
Data Bus
Data Bus
Data Bus
Data Bus
Data Bus
Data Bus
Data Bus
0 V
BD05
BD04
BD03
BD02
BD01
BD00
PL1
PL2
I/O
I/O
I/O
I/O
I/O
I/O
Data Bus
Data Bus
Data Bus
Data Bus
Data Bus
Data Bus
Latch enable for byte 1 entered from data bus to transmitter FIFO.
Latch enable for byte 2 entered from data bus to transmitter FIFO. Must follow
Transmitter ready flag. Goes low when ARINC word loaded into FIFO. Goes high
after transmission and FIFO empty.
SEL
EN1
EN2
is high
BD15
BD14
BD13
BD12
BD11
BD10
BD09
BD08
BD07
BD06
GND
INPUT
INPUT
OUTPUT
TX/R
OUTPUT
OUTPUT
POWER
OUTPUT
OUTPUT
POWER
INPUT
INPUT
INPUT
INPUT
OUTPUT
INPUT
INPUT
Transmitter FIFO Half Full
Transmitter FIFO Full
-9.5V to -10.5V
Line driver output - A side
Line driver output - B side
+9.5V to +10.5V
Enable Transmission
Clock for control word register
Read Status Register if SEL=0, read Control Register if SEL=1
Master Clock input
Transmitter Clock equal to Master Clock (CLK), divided by either 10 or 80.
Master Reset, active low
Disable Transmitter output if high (pull-down)
V-
TXAOUT
TXBOUT
V+
ENTX
CWSTR
RSR
CLK
TX CLK
MR
TEST
EN1
PL1.
HFT
FFT
PIN DESCRIPTIONS
HI-3582, HI-3583
HOLT INTEGRATED CIRCUITS
2
相關PDF資料 |
PDF描述 |
|---|---|
| HI-3583PQT-10 | 3.3V ARINC 429 TERMINAL IC |
| HI-3583PQTF | 3.3V ARINC 429 TERMINAL IC |
| HI-3583PQTF-10 | 3.3V ARINC 429 TERMINAL IC |
| HI-3584 | Enhanced ARINC 429 3.3V Serial Transmitter and Dual Receiver |
| HI-3584CJI | Enhanced ARINC 429 3.3V Serial Transmitter and Dual Receiver |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI-3583PQMF | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:ARINC 429 3.3V Terminal IC |
| HI-3583PQMF-10 | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:ARINC 429 3.3V Terminal IC |
| HI-3583PQT | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:3.3V ARINC 429 TERMINAL IC |
| HI-3583PQT-10 | 制造商:Holt Integrated Circuits 功能描述:ARINC 429 Terminal IC 52-Pin PQFP |
| HI-3583PQTF | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:3.3V ARINC 429 TERMINAL IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。