- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384414 > HI-6110PQM (HOLT INTEGRATED CIRCUITS INC) MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor PDF資料下載
參數(shù)資料
| 型號： | HI-6110PQM |
| 廠商： | HOLT INTEGRATED CIRCUITS INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor |
| 中文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, PQFP52 |
| 封裝： | PLASTIC, QFP-52 |
| 文件頁數(shù)： | 17/36頁 |
| 文件大?。?/td> | 532K |
| 代理商： | HI-6110PQM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
HOLT INTEGRATED CIRCUITS
17
HI-6110 (REMOTE TERMINAL MODE)
REMOTETERMINALOPERATION
The HI-6110 remote terminal (RT) address is set by wiring the
RTA4:RTA0 input pins to the desired address. RTA0 is the least
significant address input. The RTAP input must be set/reset to
reflect odd parity for the RA4:0 address inputs. Upon Master
Reset, the HI-6110 reads the RT address inputs and checks for
correctparity.Ifaparityerrorisdetected,thePARERRbitissetin
the Error Register and the HI-6110 RT will not respond to MIL-
STD-1553CommandWords.Thehostcontrollermustcorrectthe
RT address-parity mismatch, then reassert Master Reset to
enablebusoperations.
When configured as a Remote Terminal, the HI-6110
continuously monitors both MIL-STD-1553 buses. Each received
Command Word is checked for validity. The RCVA and RCVB
outputs are asserted only when a received command is valid.
Valid is defined as having an RT address matching the pin-
programmed RT address or the command is a broadcast
command. If a valid command is received on Bus A, the RCVA
signal goes high to notify the host. Similarly, when a valid
commandarrivesonBusB,theRCVBsignalgoeshigh.
The
Command Word register, or the Message register may be read to
determine the type of response needed.
quickly
sequencer will initiate a response in accordance with the
requirements of MIL-STD-1553. If the message type requires a
Status Word response and the bus TR bit is set in the Control
Register, the HI-6110 RT will automatically transmit its Status
Word approxinmately 7 to 9 5uS after RCVAor RCVB goes high.
The Status Word register can be modified up to 1.3 uS past
ommand may be read from the
received c
mid-
sync,occurringwhentheStatusWordistransmitted.
If transmit data words are part of the command response, the
automatic response delay provides time for the host to load the
Transmit Data FIFO. The first data word must be written to the
FIFO not later than 20 uS after Status Word mid-sync. All data
words must be written before mid-sync occurring within its
transmission window. All data words may be written in rapid
successiononceRCVAorRCVBgoeshigh.
Upon error-free completion of the message, VALMESS goes
high. (One exception: broadcast mode code commands without
mode data word do not generate VALMESS.) If an error is
detected, VALMESS remains low and the ERROR signal goes
high.TheERRORregistercanbereadtodetermineerrortype.
In applications requiring illegal command detection, the HI-6110
readily handles command “illegalization”. Upon detecting an
illegal command, the host microcontroller takes steps to (a) send
the Remote Terminal Status Word with the Message Error (ME)
bit set (non-broadcast commands only), and (b) suppress
transmission of any data words associated with the normal
response to the command. For part (a), the Status Word register
ismodifiedbysettingtheMEbit.Thisisdonefirsttomakesurethe
change is effective before Status Word transmission begins. For
part(b),bit13intheControlRegisterissettosuppressdataword
transmission.
NOTE: Once bit 13 is set in the Control register, the affected
message will NOT conclude with VALMESS or ERROR
assertion. Control Register bit 13 should be written to a zero
before the next message is processed. The host might perform
the Control Register write as part of the RCV flag service routine
inordertorestorenormaloperationforlegalcommands.
appropriate
The RT protocol
The Receive Data FIFO is cleared at Master Reset, or by
performingaseriesofFIFOreadoperationsuntilFFEMPTYgoes
high. The Receive Data FIFO will not accept new receive data
whenfull.
WhentheControlRegisteriswrittentochangetheactivebus,the
HI-6110 automatically resets any message in process on the
formerbusandbeginsanewmessagesequenceonthenewbus.
TocomplywithRTresponsetimelimits,itistypicallynecessaryto
write the Control Register within 2 uS of the rising edge of the
RCV flag on the alternate bus.
Note that when the active bus is
switched, the RT message sequencer retrieves and responds to
the last valid command word received on the previously inactive
bus. This applies regardless of when the command word was
received. For this reason, bus switching should only occur in
response to a current RCV or RCVCMD signal or otherwise be
followedbyamasterreset.
The HI-6110 readily handles superseding commands. For
superseding commands on the same bus
of the RT Validation test, the 6110 will generate a new RCV flag
upon receiving a valid command after a 4 uS gap. The message
sequencerisautomaticallyresetandthenewsequenceinitiated.
as described in 5.2.1.4
RT validation section 5.2.1.8 “Bus Switching” tests a condition
otherwise prohibited by the 1553 standard: overlapping valid
commands on the two buses. To meet the requirements of this
test, certain steps are required: (a) When switching buses for the
superseding command, reset Control RegisterTRAandTRB bits
for200nSminimumbeforesettingtheTRxbitforthenewlyactive
bus. This resets transmission for an in-process command
response. To simplify the software, the example software does
thisforallbusswitching.(b) TheRTshouldalwaysrespondtothe
commandoccurringlast. ApotentialproblemoccurswhenanRT-
RT receive command is interrupted by a valid command on the
otherbus.AlthoughCW1isvalidfortheremoteterminal, RCVfor
all RT-RT commands occurs after CW1 and CW2 are both
received. When a valid command that overlaps CW1 occurs on
the other bus, its RCV will go high before the RT-RT RCV. The
overlapping command occurs later, although its RCV precedes
the RT-RT RCV. The RT-RT RCV must be ignored. To correctly
respond to the overlapping command, the software must utilize
the RCVCMDA and RCVCMDB signals as described below.
Pleaserefertothesoftwareexampleinthereferencedesignfora
workingimplementation.
The RCVCMDAoutput goes high when a valid non-mode receive
command is decoded on BusA. The RCVCMDB signal performs
the same function for Bus B. Successful compliance with RT
validation 5.2.1.8 “Bus Switching” requires host interaction when
RCVCMD is asserted for the inactive bus. When this occurs, the
host should immediately make that bus active. If an ordinary
receive command is coming from the Bus Controller, RCV for the
newly-activebuswillgohighabout4uSafterRCVCMD. IfanRT-
RTreceive command, RCV follows RCVCMD by 20 uS. In either
case once RCV is asserted, the RT can begin polling FFEMPTY
toacquirereceiveddatawordsastheyarrive.
相關PDF資料 |
PDF描述 |
|---|---|
| HI-6110PQMF | MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor |
| HI-6110PQT | MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor |
| HI-6110PQTF | MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor |
| HI-6110PCI | MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor |
| HI-6110PCIF | MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HI-6110PQMF | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor |
| HI-6110PQT | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor |
| HI-6110PQTF | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor |
| HI-6120 | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:MIL-STD-1553 Remote Terminal ICs |
| HI-6120_10 | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:MIL-STD-1553 Remote Terminal ICs |
發(fā)布緊急采購，3分鐘左右您將得到回復。