- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384423 > HIP7010P (HARRIS SEMICONDUCTOR) FPGA 2000000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN PDF資料下載
參數(shù)資料
| 型號： | HIP7010P |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | 網(wǎng)絡(luò)接口 |
| 英文描述： | FPGA 2000000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN |
| 中文描述： | DATACOM, INTERFACE CIRCUIT, PDIP14 |
| 文件頁數(shù)： | 8/20頁 |
| 文件大?。?/td> | 106K |
| 代理商： | HIP7010P |
8
The terms shortand longare often used to refer to pulses of
duration TV1 and TV2 respectively.
VPW is a non-return-to-zero (NRZ) protocol in which each
transition represents a complete bit of information. Accord-
ingly, a 0data bit will sometimes be transmitted as a passive
pulse and sometimes as an active pulse. Similarly, a 1data
bit will sometimes be transmitted as a passive pulse and
sometimes as an active pulse. In order to accommodate
arbitration (see
Bus Arbitration
) a long activepulse repre-
sents a 0 data bit and a short activepulse represents a 1
data bit. Complementing this fact, a short passivepulse rep-
resents a 0 and a long passivepulse represents a 1. Starting
from a transition to the active state, a 0 data bit will maintain
the active level longer than a 1. Similarly, starting from a
transition to the passive state, a 0 data bit will return to the
active level quicker than a 1. These facts give rise to the
dominance of 0’s over 1’s on the J1850 bus as depicted in
Figure 4. See
Bus Arbitration
for additional details.
Table 2 summarizes the complete set of symbol definitions
based on duration and state.
In Frame Response (IFR)
The distinction between two of the passive symbols, EOD and
EOF, is subtle but important (refer to Figure 5). The EOD (TV3)
interval signifies that the originator of the message is done
broadcasting and any nodes which have been requested to
respond (i.e., to acknowledge receipt of the message) can now
do so. The EOD interval begins when the transmitting node has
completed sending the eighth bit of the check byte. The trans-
mitter simply releases the bus and allows it to revert to a pas-
sive state. In the course of normal messaging, no node can
seize the bus until an EOD time has been detected. Once an
EOD has elapsed, any nodes which are scheduled to produce
an IFR will arbitrate for control of the bus (see
Bus Arbitration
)
and respond appropriately. If no responses are forthcoming the
bus remains in the passive state until an EOF (TV4) interval
has elapsed. After the EOF has been generated, the frame is
considered closed and the next communications on the bus will
represent a totally new message.
IFRs can consist of multiple bytes from a single respondent,
one byte from a single respondent, or one byte from multiple
respondents. In all cases the first response byte must be pre-
ceded by a normalization bit (NB)which serves as a start of
responsesymbol and places the bus in an active state so that
following the IFR byte(s) the bus will be left in the passive state.
The NB symbol is by definition active, but can be either TV1
or TV2 in duration. The long variety (TV2) signifies the IFR
contains a CRC byte. The short variety (TV1) precedes an
IFR without CRC.
Message Types
Messages are classified into one of four Typesaccording to
whether the message has an IFR and what kind of IFR it is.
The definitions are:
Type 0 - No IFR
Type 1 - One byte IFR from a single respondent
(no CRC byte)
Type 2 - One byte IFRs from multiple respondents
(no CRC byte)
Type 3 - Multiple byte IFR from a single respondent
(CRC appended)
TABLE 1. J1850 TV DEFINITIONS
TV ID
DURATION (ALL TIMES IN
μ
s)
MINIMUM
NOMINAL
MAXIMUM
Illegal
0
NA
≤
34
≤
96
≤
163
≤
239
TV1
>34
64
TV2
>96
128
TV3
>163
200
TV4
>239
280
NA
TV5
>239
300
NA
TV6
>280
300
NA
BIT
DATA
0
BIT
DATA
1
BUS
J1850
SYNCHRONIZED
PULSE (0)
CONTROLS THE BUS
LONGER ACTIVE
0
0
1
FIGURE 4A. DOMINANCE OF ACTIVE 0 DATA BIT
BIT
DATA
0
BIT
DATA
1
BUS
J1850
SYNCHRONIZED
PULSE (0)
CONTROLS THE BUS
SHORTER PASSIVE
0
0
1
FIGURE 4B. DOMINANCE OF PASSIVE 0 DATA BIT
FIGURE 4.
TABLE 2. J1850 SYMBOL DEFINITIONS
SYMBOL
DEFINITION
0 Data
Passive TV1 or Active TV2
1 Data
Active TV1 or Passive TV2
SOF (Start of Frame)
Active TV3
EOD (End of Data)
Passive TV3
EOF (End of Frame)
Passive TV4
IFS (Inter-Frame Separation)
Passive TV6
IDLE (Idle Bus)
Passive >TV6 Nominal
NB (Normalization Bit)
ActiveTV1 or Active TV2
BRK (Break)
Active TV5
HIP7010
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HIP7020 | FPGA 2000000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP7020AB | FPGA 2000000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP7020AP | FPGA 2000000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP7030A0 | J1850 8-Bit 68HC05 Microcontroller Emulator Version |
| HIP7030A0M | FPGA - 200000 SYSTEM GATE 2.5 VOLT - NOT RECOMMENDED for NEW DESIGN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HIP7010P WAF | 制造商:Harris Corporation 功能描述: |
| HIP7020 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:J1850 Bus Transceiver For Multiplex Wiring Systems |
| HIP7020 DIE | 制造商:Harris Corporation 功能描述: |
| HIP7020AB | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:J1850 Bus Transceiver For Multiplex Wiring Systems |
| HIP7020AP | 制造商:Harris Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。