- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384442 > HS4-3282-8 (HARRIS SEMICONDUCTOR) CMOS ARINC Bus Interface Circuit PDF資料下載
參數(shù)資料
| 型號： | HS4-3282-8 |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CMOS ARINC Bus Interface Circuit |
| 中文描述： | 1 CHANNEL(S), 100K bps, SERIAL COMM CONTROLLER, CQCC44 |
| 文件頁數(shù)： | 6/15頁 |
| 文件大?。?/td> | 176K |
| 代理商： | HS4-3282-8 |
5-188
Receiver Parity Status:
0 = Odd Parity
1 = Even Parity
If the receiver input data word string is broken before the
entire data word is received, the receiver will reset and
ignore the partially received data word.
If the transmitter is used to transmit consecutive data words,
each word will be separated by a four (4) bit “null” state (both
positive and negative outputs will maintain a zero (0) volt
level.)
Receiver Parity Status:
0 = Odd Parity
1 = Even Parity
No Source/Destination (S/D) in 25-Bit format.
Receiver Operation
Since the two receivers are functionally identical, only one
will be discussed in detail, and the block diagram will be
used for reference in this discussion. The receiver consists
of the following circuits:
The
Line Receiver
functions as a voltage level translator.
It transforms the 10 volt differential line voltage, ARINC
429 format, into 5 volt internal logic level.
The output of the Line Receiver is one of two inputs to the
Self-Test Data Selector (SEL)
. The other input to the
Data Selector is the Self-Test Signal from the Transmitter
section.
The incoming data, either Self-Test or ARlNC 429, is
double sampled by the
Word Gap Timer
to generate a
Data Clock. The Receiver sample frequency (RCVCLK),
1MHz, or 125kHz, is generated by the Receiver/Transmit-
ter Timing Circuit. This sampling frequency is ten times the
Data Rate to ensure no data ambiguity.
The derived data clock then shifts the data down a 32-Bit
long
Data Shift Register
(Data S/RI). The Data Word
Length is selectable for either 25 Bits or 32 Bits long by the
Control Signal (WLSEL). As soon as the data word is
completely received, an internal signal (WDCNT1) is gen-
erated by the Word Gap Timer Circuit.
The Source/Destination (S/D) Decoder compares the user
set code (X and Y) with Bits 9 and 10 of the Data Word. If
the two codes are matched, a positive signal is generated
to enable the WDCNT1 signal to latch in the received data.
Otherwise, the data word is ignored and no latching action
takes place. The S/D Decoder can be Enabled and
Disabled by the control signal S/D ENB. If the data word is
latched, an indicator flag (D/R1) is set. This indicates a
valid data word is ready to be fetched by the user.
After the receiver data has been shifted down the shift
register, it is placed in a holding register. The device ready
flag will then be set indicating that data is ready to be
fetched. If the data is ignored and left in the holding regis-
ter, it will be written over when the next data word is
received.
The received data in the 32-bit holding register is placed
on the bus in the form of two (2)16-bit words regardless of
whether the format is for 32 or 25-bit data words. Either
word can be accessed first or repeatedly until the next
received data word falls into the holding register.
The parity of the incoming word is checked and the status
(i.e., logic “0” for odd parity and logic “1” for even parity)
stored in the receiver latch and output on BD08 during the
Word No. 1.
Assuming the user desires to access the data, he first sets
the Data Select Line (SEL) to a Logic “0” level and pulses
the Enable (EN1) line. This action causes the Data
Selector (SELl) to select the first-data word, which con-
tains the label field and Enable it onto the Data Bus. To
obtain the second data word, the user sets the SEL line to
a Logic “1” level and pulse the Enable (EN1) line again.
The Enable pulse duration is matched to the user circuit
requirement needed to read the Data Word from the Data
Bus. The second Enable pulse is also used to reset the
Device Ready (D/R1) flip-flop. This completes a receiving
cycle.
TABLE 2B. WORD 2 FORMAT
BI-DIRECTIONAL
BlT#
FUNCTION
ARINC BIT#
15
Sign
29
14
MSB
28
13 - 00
Data
27 - 14
TABLE 3. ARINC 25-BIT DATA FORMAT
ARINC BIT #
FUNCTION
1 - 8
Label
9
LSB
11 - 23
Data
24
MSB
25
Parity Status
TABLE 4A. WORD 1 FORMAT
BI-DIRECTIONAL
BIT#
FUNCTION
ARINC BIT#
15 - 9
Don’t Care
XXX
8
Parity Status
25
7 - 0
Label
1 - 8
TABLE 4B. WORD 2 FORMAT
BI-DIRECTIONAL
BIT#
FUNCTION
ARINC BlT#
15
MSB
24
14 - 1
Data
23 -10
0
LSB
9
HS-3282
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HS4-3282-9 | CMOS ARINC Bus Interface Circuit |
| HS1-3374 | Radiation Hardened 8-Bit Bidirectional CMOS/TTL Level Converter |
| HS1-5104ARH | Radiation Hardened Low Noise Quad Operational Amplifier |
| HS1-5104ARH-T | Radiation Hardened Low Noise Quad Operational Amplifier |
| HS-5104ARH-T | Radiation Hardened Low Noise Quad Operational Amplifier(抗輻射低噪聲四路運(yùn)算放大器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HS4-3282-9 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS ARINC Bus Interface Circuit |
| HS4-3282R3404 | 制造商:Harris Corporation 功能描述: |
| HS4339ESF01H | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4-bit HMCS400-Series microcomputer with large-capacity memory |
| HS4339ESS01H | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4-bit HMCS400-Series microcomputer with large-capacity memory |
| HS4344ESP01H | 制造商:Renesas Electronics Corporation 功能描述:PROGRAMMER SOCKET ADAPTER - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。