- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379204 > IBM11M8735CB (IBM Microeletronics) 8M x 72 DRAM Module(8M x 72 動(dòng)態(tài)RAM模塊) PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM11M8735CB |
| 廠商： | IBM Microeletronics |
| 英文描述： | 8M x 72 DRAM Module(8M x 72 動(dòng)態(tài)RAM模塊) |
| 中文描述： | 8米× 72內(nèi)存（8米× 72動(dòng)態(tài)內(nèi)存模塊） |
| 文件頁數(shù)： | 7/29頁 |
| 文件大?。?/td> | 597K |
| 代理商： | IBM11M8735CB |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
IBM11M8735C
IBM11M8735CB
8M x 72 DRAM MODULE
50H8010
SA14-4635-04
Revised 12/96
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 7 of 28
AC Characteristics
(TA = 0 to +70
°
C, Vcc = 3.3V
±
0.3V or 5.0V
±
0.5V)
1. V
IH
(min) and V
IL
(max) are reference levels for measuring timing of input signals. Transition times are measured between V
IH
and
V
IL
.
2. An initial pause of 200
μ
s is required after power-up followed by 8 RAS only refresh cycles before proper device operation is
achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh
cycles is required.
3. The specified timings include buffer, loading and skew delay adders: 2ns minimum, 5ns maximum delay, no pulse shrinkage to the
DRAM device timings. The data and RAS signals are not buffered, which preserves the DRAMs access specifications of 60ns and
70ns.
4. AC measurements assume t
T
= 2ns.
.
Read, Write, Read-Modify-Write and Refresh Cycles
(Common Parameters)
Symbol
Parameter
-50
-60
-70
Unit
Notes
Min
Max
Min
Max
Min
Max
t
RC
Random Read or Write Cycle Time
89
—
104
—
124
—
ns
t
RP
RAS Precharge Time
35
—
40
—
50
—
ns
t
CP
CAS Precharge Time
8
—
10
—
10
—
ns
t
RAS
RAS Pulse Width
50
10K
60
10K
70
10K
ns
t
CAS
CAS Pulse Width
8
10K
10
10K
12
10K
ns
t
ASR
Row Address Setup Time
5
—
5
—
5
—
ns
t
RAH
Row Address Hold Time
8
—
8
—
8
—
ns
t
ASC
Column Address Setup Time
2
—
2
—
2
—
ns
t
CAH
Column Address Hold Time
10
—
10
—
10
—
ns
t
RCD
RAS to CAS Delay Time
12
32
12
40
12
45
ns
1
t
RAD
RAS to Column Address Delay Time
10
20
10
25
10
30
ns
2
t
RSH
RAS Hold Time
13
—
15
—
17
—
ns
t
CSH
CAS Hold Time
43
—
48
—
53
—
ns
t
CRP
CAS to RAS Precharge Time
10
—
10
—
10
—
ns
t
ODD
OE to D
IN
Delay Time
18
—
20
—
25
—
ns
3
t
DZO
OE Delay Time from D
IN
-2
—
-2
—
-2
—
ns
4
t
DZC
CAS Delay Time from D
IN
-2
—
-2
—
-2
—
ns
4
t
T
Transition Time (Rise and Fall)
2
30
2
30
2
30
ns
1. Operation within the t
RCD
(max) limit ensures that t
RAC
(max) can be met. The t
RCD
(max) is specified as a reference point only: If t
RCD
is greater than the specified t
RCD
(max) limit, then access time is controlled by t
CAC.
2. Operation within the t
RAD
(max) limit ensures that t
RAC
(max) can be met. The t
RAD
(max) is specified as a reference point only: If t
RAD
is greater than the specified t
RAD
(max) limit, then access time is controlled by t
AA.
3. Either t
CDD
or t
ODD
must be satisfied.
4. Either t
DZC
or t
DZO
must be satisfied.
Discontinued (9/98 - last order; 3/99 - last ship)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM11M8735H | 8M x 72 DRAM Module(8M x 72 動(dòng)態(tài)RAM模塊) |
| IBM11M8845HB | 8M x 72 Chipkill Correct DRAM Module(8M x 72 工業(yè)標(biāo)準(zhǔn)的168腳8位動(dòng)態(tài)RAM模塊（帶信號(hào)糾錯(cuò)系統(tǒng)）) |
| IBM11N1645L | 1M x 64 DRAM Module(1M x 64 動(dòng)態(tài)RAM模塊) |
| IBM11N1735Q | 1M x 72 DRAM Module(1M x 72 動(dòng)態(tài)RAM模塊) |
| IBM11N16845BB | 16M x 72 Chip-Kill Protect ECC-on-DIMM Module(16M x 72 帶糾錯(cuò)代碼保護(hù)的小外形雙列直插動(dòng)態(tài)RAM模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM14H5481 | 制造商:AVED Memory Products 功能描述: |
| IBM14H5540 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM17R8251 | 制造商:AVED Memory Products 功能描述: |
| IBM17R8252 | 制造商:AVED Memory Products 功能描述: |
| IBM1805T | 制造商:Schneider Electric 功能描述:IBM1805T |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。