- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379204 > IBM11N8735B (IBM Microeletronics) 8M x 72 DRAM MODULE(8M x 72動(dòng)態(tài)RAM模塊) PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM11N8735B |
| 廠商： | IBM Microeletronics |
| 英文描述： | 8M x 72 DRAM MODULE(8M x 72動(dòng)態(tài)RAM模塊) |
| 中文描述： | 8米× 72 DRAM模塊（8米× 72動(dòng)態(tài)內(nèi)存模塊） |
| 文件頁數(shù)： | 13/31頁 |
| 文件大?。?/td> | 626K |
| 代理商： | IBM11N8735B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
IBM11N8645B
IBM11N8645C
IBM11N8735B
IBM11N8735C
8M x 64/72 DRAM MODULE
75H1747
SA14-4624-04
Revised 3/97
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 13 of 33
Refresh Cycle
Symbol
Parameter
-60
-70
Unit
Notes
Min
Max
Min
Max
t
CHR
CAS Hold Time
(CAS before RAS Refresh Cycle)
10
—
10
—
ns
t
CSR
CAS Setup Time
(CAS before RAS Refresh Cycle)
5
—
5
—
ns
t
WRP
WE Setup Time
(CAS before RAS Refresh Cycle)
10
—
10
—
ns
t
WRH
WE Hold Time
(CAS before RAS Refresh Cycle)
10
—
10
—
ns
t
RPC
RAS Precharge to CAS Hold Time
5
—
5
—
ns
t
REF
Refresh Period
—
32
—
32
ms
1
—
64
—
64
ms
2
1. 2048 refreshes are required every 32ms (11/11 addressing).
2. 4086 refreshes are required every 64ms (12/10 addressing).
Presence Detect Read and Write Cycle
Symbol
Parameter
Min
Max
Unit
Notes
f
SCL
SCL Clock Frequency
100
kHZ
T
I
Noise Suppression Time Constant at SCL, SDA Inputs
100
ns
t
AA
SCL Low to SDA Data Out Valid
0.3
3.5
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s
t
BUF
Time the Bus Must Be Free before a New Transmission Can Start
4.7
t
HD:STA
Start Condition Hold Time
4.0
t
LOW
Clock Low Period
4.7
t
HIGH
Clock High Period
4.0
t
SU:STA
Start Condition Setup Time(for a Repeated Start Condition)
4.7
t
HD:DAT
Data in Hold Time
0
t
SU:DAT
Data in Setup Time
250
ns
t
r
SDA and SCL Rise Time
1
μ
s
t
f
SDA and SCL Fall Time
300
ns
t
SU:STO
Stop Condition Setup Time
4.7
μ
s
t
DH
Data Out Hold Time
300
ns
t
WR
Write Cycle Time
15
ms
1
1. The write cycle time(tWR) is the time from a valid stop condition of a write sequence to the end of the internal erase/program
cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resis-
tor, and the device does not respond to its slave address.
Discontinued (9/98 - last order; 3/99 last ship)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM11N8735C | 8M x 72 DRAM MODULE(8M x 72動(dòng)態(tài)RAM模塊) |
| IBM11N8645H | 8M x 64 DRAM Module(8M x 64 動(dòng)態(tài)RAM模塊) |
| IBM11N8735H | 8M x 72 DRAM Module(8M x 72 動(dòng)態(tài)RAM模塊) |
| IBM11N8845HB | 8M x 72 Chip-Kill Protect ECC-on-DIMM Module(8M x 72 帶糾錯(cuò)代碼保護(hù)的小外形雙列直插動(dòng)態(tài)RAM模塊) |
| IBM13M32734BCA | 32M x 72 2-Bank Registered SDRAM Module(32M x 72 2組寄存同步動(dòng)態(tài)RAM模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM14H5481 | 制造商:AVED Memory Products 功能描述: |
| IBM14H5540 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM17R8251 | 制造商:AVED Memory Products 功能描述: |
| IBM17R8252 | 制造商:AVED Memory Products 功能描述: |
| IBM1805T | 制造商:Schneider Electric 功能描述:IBM1805T |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。