- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379204 > IBM13M32734BCE (IBM Microeletronics) 32M x 72 2-Bank Registered/Buffered SDRAM Module(32M x 72 2組寄存/緩沖同步動態(tài)RAM模塊) PDF資料下載
參數(shù)資料
| 型號： | IBM13M32734BCE |
| 廠商： | IBM Microeletronics |
| 英文描述： | 32M x 72 2-Bank Registered/Buffered SDRAM Module(32M x 72 2組寄存/緩沖同步動態(tài)RAM模塊) |
| 中文描述： | 32M × 72配置2，銀行注冊/緩沖內(nèi)存模組（32M × 72配置2組寄存/緩沖同步動態(tài)內(nèi)存模塊） |
| 文件頁數(shù)： | 16/21頁 |
| 文件大小： | 328K |
| 代理商： | IBM13M32734BCE |
IBM13M32734BCE
32M x 72 2-Bank Registered/Buffered SDRAM Module
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 16 of 21
19L7293.E93875A
8/99
.
Common Parameters
Symbol
Parameter
-260
-360
Units
Notes
Min.
Max.
Min.
Max.
t
CS
Command Setup Time
Registered
2.1
2.1
ns
1
Buffered
7.4
7.4
ns
t
CH
Command Hold Time
Registered
1.5
1.5
ns
1
Buffered
0
0
ns
t
AS
Address and Bank Select Setup Time
Registered
2.1
2.1
ns
1
Buffered
7.4
7.4
ns
t
AH
Address and Bank Select Hold Time
Registered
1.5
1.5
ns
1
Buffered
0
0
ns
t
RCD
RAS to CAS Delay
2.0
2.0
ns
2
t
RC
Bank Cycle Time
70
70
ns
2
t
RAS
Active Command Period
50
100000
50
100000
ns
2
t
RP
Precharge Time
20
20
ns
2
t
RRD
Bank to Bank Delay Time
20
20
ns
2
t
CCD
CAS to CAS Delay Time (Same Bank)
1
1
CLK
1. The set up and hold times refer to the addition of the register. Note that although the Buffered set up times appear much greater,
there is no additional clock cycle as there is in Registered mode.
2. These parameters account for the number of clock cycles and depend on the operating frequency of the clock as follows: the
number of clock cycles = specified value of timing/clock period (count fractions as a whole number).
Mode Register Set Cycle
Symbol
Parameter
-260
-360
-10
Units
Notes
Min.
Max.
Min.
Max.
Min.
Max.
t
RSC
Mode Register Set Cycle Time
20
—
20
—
30
—
ns
1
1. These parameters account for the number of clock cycles and depend on the operating frequency of the clock as follows: the
number of clock cycles = specified value of timing/clock period (count fractions as a whole number).
Refresh Cycle
Symbol
Parameter
-260
-360
-10
Units Notes
Min.
Max.
Min.
Max.
Min.
Max.
t
REF
Refresh Period
—
64
—
64
64
ms
1, 2
1. 4096 cycles.
2. Any time that the Refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to “wake
up” the device.
Discontinued (4/1/00 - last order; 7/31/00 - last ship)
相關PDF資料 |
PDF描述 |
|---|---|
| IBM13M32734CCA | 32M x 72 1 Bank Registered/Buffered SDRAM Module(32M x 72 1組寄存/緩沖同步動態(tài)RAM模塊) |
| IBM13M32734CCB | 32M x 72 1-Bank Registered / Buffered SDRAM Module(32M x 72 1組寄存/緩沖同步動態(tài)RAM模塊) |
| IBM13M32734JCA | 32M x 72 Two Bank Registered/Buffered SDRAM Module(64M x 64 2組不帶緩沖同步動態(tài)RAM模塊) |
| IBM13M64734BCA | 64M x 72 1 Bank Registered/Buffered SDRAM Module(64M x 72 1組寄存/緩沖同步動態(tài)RAM模塊) |
| IBM13M64734CCA | 64M x 72 2-Bank Registered/Buffered SDRAM Module(64M x 72 2組寄存/緩沖同步動態(tài)RAM模塊) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IBM14H5481 | 制造商:AVED Memory Products 功能描述: |
| IBM14H5540 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM17R8251 | 制造商:AVED Memory Products 功能描述: |
| IBM17R8252 | 制造商:AVED Memory Products 功能描述: |
| IBM1805T | 制造商:Schneider Electric 功能描述:IBM1805T |
發(fā)布緊急采購，3分鐘左右您將得到回復。