- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379204 > IBM13M32734CCB (IBM Microeletronics) 32M x 72 1-Bank Registered / Buffered SDRAM Module(32M x 72 1組寄存/緩沖同步動(dòng)態(tài)RAM模塊) PDF資料下載
參數(shù)資料
| 型號： | IBM13M32734CCB |
| 廠商： | IBM Microeletronics |
| 英文描述： | 32M x 72 1-Bank Registered / Buffered SDRAM Module(32M x 72 1組寄存/緩沖同步動(dòng)態(tài)RAM模塊) |
| 中文描述： | 32M × 72配置1，銀行注冊/緩沖內(nèi)存模組（32M × 72配置1組寄存/緩沖同步動(dòng)態(tài)內(nèi)存模塊） |
| 文件頁數(shù)： | 11/20頁 |
| 文件大?。?/td> | 364K |
| 代理商： | IBM13M32734CCB |
IBM13M32734CCB
32M x 72 1-Bank Registered / Buffered SDRAM Module
06K7740.H03381
04/00
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 11 of 20
AC Characteristics
(T
A
= 0 to +70
°
C, V
DD
= 3.3V
±
0.3V)
1. An initial pause of 200
μ
s, with CKE0 held high, is required after power-up. A Precharge All Banks com-
mand must be given followed by a minimum of eight Auto (CBR) Refresh cycles before or after the Mode
Register Set operation.
2. AC timing tests have V
IL
= 0.8V and V
IH
= 2.0V with the timing referenced to the 1.40V crossover point.
3. The Transition time is measured between V
IH
and V
IL
(or between V
IL
and V
IH
).
4. AC measurements assume t
T
=1.2ns (1 Volt/ns rise time).
5. In addition to meeting the transition rate specification, the clock and CKE must transit between V
IH
and
V
IL
(or between V
IL
and V
IH
) in a monotonic manner.
6. A 1ms stabilization time is required for the integrated PLL circuit to obtain phase lock of its feedback sig-
nal to its reference signal.
7. All timings are specified at the input receiver of the signal. This allows times to be specified at the end of
a transmission line versus at the DIMM connector which displays significant reflections. Refer to the
device specifications for non-skew adjusted timings.
AC Output Characteristics Diagram
Output
Input
Clock
t
OH
t
SETUP
t
HOLD
t
AC
t
LZ
1.4V
0.8V
1.4V
1.4V
2.0V
t
T
t
CKH
t
CKL
Output
50pF
Z
o
= 50
AC Output Load Circuit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM13M32734JCA | 32M x 72 Two Bank Registered/Buffered SDRAM Module(64M x 64 2組不帶緩沖同步動(dòng)態(tài)RAM模塊) |
| IBM13M64734BCA | 64M x 72 1 Bank Registered/Buffered SDRAM Module(64M x 72 1組寄存/緩沖同步動(dòng)態(tài)RAM模塊) |
| IBM13M64734CCA | 64M x 72 2-Bank Registered/Buffered SDRAM Module(64M x 72 2組寄存/緩沖同步動(dòng)態(tài)RAM模塊) |
| IBM13M64734HCA | 64M x 72 Two-Bank Registered SDRAM Module(64M x 72 2組帶寄存同步動(dòng)態(tài)RAM模塊) |
| IBM13M8734HCB | 8M x 72 1 Bank Registered SDRAM Module with PLL(8M x 72 1組帶鎖相環(huán)的寄存同步動(dòng)態(tài)RAM模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM14H5481 | 制造商:AVED Memory Products 功能描述: |
| IBM14H5540 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM17R8251 | 制造商:AVED Memory Products 功能描述: |
| IBM17R8252 | 制造商:AVED Memory Products 功能描述: |
| IBM1805T | 制造商:Schneider Electric 功能描述:IBM1805T |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。