- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379205 > IBM13N16734HC (IBM Microeletronics) 16M x 72 2 Bank Unbuffered SDRAM Module(16M x 72 2組不帶緩沖同步動(dòng)態(tài)RAM模塊) PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM13N16734HC |
| 廠商： | IBM Microeletronics |
| 英文描述： | 16M x 72 2 Bank Unbuffered SDRAM Module(16M x 72 2組不帶緩沖同步動(dòng)態(tài)RAM模塊) |
| 中文描述： | 16米x 72 2行無緩沖內(nèi)存模組（16米x 72 2組不帶緩沖同步動(dòng)態(tài)內(nèi)存模塊） |
| 文件頁數(shù)： | 13/18頁 |
| 文件大?。?/td> | 651K |
| 代理商： | IBM13N16734HC |
IBM13N16644HC
IBM13N16734HC
16M x 64/72 2 Bank Unbuffered SDRAM Module
19L7123.E93760A
2/99
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 13 of 18
Clock and Clock Enable Parameters
Symbol
Parameter
-260
(CL, t
RCD
, t
RP
= 2/ 2 / 2)
-360
(CL, t
RCD
, t
RP
= 3 / 2 / 2)
-10
Units
Notes
Min.
Max.
Min.
Max.
Min.
t
CK3
Clock Cycle Time, CAS Latency = 3
10
1000
10
1000
10
1000
ns
t
CK2
Clock Cycle Time, CAS Latency = 2
10
1000
15
1000
15
1000
ns
1
t
AC3 (A)
Clock Access Time, CAS Latency = 3
—
—
—
—
—
8
ns
2
t
AC2 (A)
Clock Access Time, CAS Latency = 2
—
—
—
—
—
9
ns
2
t
AC3 (B)
Clock Access Time, CAS Latency = 3
—
6
—
6
—
9
ns
3
t
AC2 (B)
Clock Access Time, CAS Latency = 2
—
6
—
9
—
9
ns
3
t
CKH
Clock High Pulse Width
3
—
3
—
3
—
ns
4
t
CKL
Clock Low Pulse Width
3
—
3
—
3
—
ns
4
t
CES
Clock Enable Set-up Time
2
—
2
—
3
—
ns
t
CEH
Clock Enable Hold Time
1
—
1
—
1
—
ns
t
SB
Power down mode Entry Time
0
10
0
10
0
10
ns
t
T
Transition Time (Rise and Fall)
0.5
10
0.5
10
0.5
10
ns
1. For -360 sort, 66Mhz clock: CAS Latency = 2.
2. Access time is measured at 1.4V. See AC Characteristics: notes: 1, 2, 3, 4, 5 and load circuit A.
3. Access time is measured at 1.4V. See AC Characteristics: notes: 1, 2, 3, 6, 7 and load circuit B.
4. t
CKH
is the pulse width of CLK measured from the positive edge to the negative edge referenced to V
IH
(min). t
CKL
is the pulse
width of CLK measured from the negative edge to the positive edge referenced to V
IL
(max).
Common Parameters
Symbol
Parameter
-260
(CL, t
RCD
, t
RP
= 2/ 2 / 2)
-360
(CL, t
RCD
, t
RP
= 3 / 2 / 2)
-10
Units
Notes
Min.
Max.
Min.
Max.
Min.
Max.
t
CS
Command Setup Time
2
—
2
—
3
—
ns
t
CH
Command Hold Time
1
—
1
—
1
—
ns
t
AS
Address and Bank Select Set-up
Time
2
—
2
—
3
—
ns
t
AH
Address and Bank Select Hold Time
1
—
1
—
1
—
ns
t
RCD
RAS to CAS Delay
20
—
20
—
30
—
ns
1
t
RC
Bank Cycle Time
70
—
70
—
90
—
ns
1
t
RAS
Active Command Period
50
100000
50
100000
60
100000
ns
1
t
RP
Precharge Time
20
—
20
—
30
—
ns
1
t
RRD
Bank to Bank Delay Time
20
—
20
—
20
—
ns
1
t
CCD
CAS to CAS Delay Time
1
—
1
—
1
—
CLK
1. These parameters account for the number of clock cycle and depend on the operating frequency of the clock, as follows:
the number of clock cycles = specified value of timing / clock period (count fractions as a whole number).
Discontinued (8/99 - last order; 12/99 - last ship)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM13Q16734HCB | 16M x 72 Registered SDRAM Module(16M x 72 200腳寄存同步動(dòng)態(tài)RAM模塊) |
| IBM13Q32734BCA | 32M x 72 Registered SDRAM Module(32M x 72 200腳寄存同步動(dòng)態(tài)RAM模塊) |
| IBM13Q4739CC | 4M x 72 Registered SDRAM Module(帶寄存同步動(dòng)態(tài)RAM模塊（4M x 72高速存儲(chǔ)器陣列結(jié)構(gòu)）) |
| IBM13Q8734HCA | 8M x 72 Registered SDRAM Module(8M x 72 200腳寄存同步動(dòng)態(tài)RAM模塊) |
| IBM13Q8739CC | 8M x 72 Registered SDRAM Module(帶寄存同步動(dòng)態(tài)RAM模塊（8M x 72高速存儲(chǔ)器陣列結(jié)構(gòu)）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM14H5481 | 制造商:AVED Memory Products 功能描述: |
| IBM14H5540 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM17R8251 | 制造商:AVED Memory Products 功能描述: |
| IBM17R8252 | 制造商:AVED Memory Products 功能描述: |
| IBM1805T | 制造商:Schneider Electric 功能描述:IBM1805T |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。