- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379205 > IBM13Q4739CC (IBM Microeletronics) 4M x 72 Registered SDRAM Module(帶寄存同步動態(tài)RAM模塊（4M x 72高速存儲器陣列結(jié)構(gòu)）) PDF資料下載
參數(shù)資料
| 型號： | IBM13Q4739CC |
| 廠商： | IBM Microeletronics |
| 英文描述： | 4M x 72 Registered SDRAM Module(帶寄存同步動態(tài)RAM模塊（4M x 72高速存儲器陣列結(jié)構(gòu)）) |
| 中文描述： | 4米× 72注冊內(nèi)存模塊（帶寄存同步動態(tài)內(nèi)存模塊（4米× 72高速存儲器陣列結(jié)構(gòu)）） |
| 文件頁數(shù)： | 10/56頁 |
| 文件大?。?/td> | 1471K |
| 代理商： | IBM13Q4739CC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
IBM13Q4739CC
4M x 72 Registered SDRAM Module
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 10 of 56
08J0512.E24526
Released 4/98
Burst Read Command
The Burst Read command is initiated by having S0 and CAS low while holding RAS and WE high at the rising
edge of the clock. The address inputs determine the starting column address for the burst, the Mode Register
sets type of burst (sequential or interleave) and the burst length (1, 2, 4, 8, full page). The delay from the start
of the command to when the data from the first cell appears on the outputs is equal to the value of the CAS
latency that is set in the Mode Register.
Read Interrupted by a Read
A Burst Read may be interrupted before completion of the burst by another Read command, with the only
restriction being that the interval that separates the commands must be at least one clock cycle. When the
previous burst is interrupted, the remaining addresses are overridden by the new address with the full burst
length. The data from the first Read command continues to appear on the outputs until the CAS latency from
the interrupting Read command is satisfied, at this point the data from the interrupting Read command
appears.
Burst Read Operation
(Burst Length = 2, CAS Latency = 2)
Read Interrupted by a Read Timing
(Burst Length = 2, CAS Latency = 2)
COMMAND
READ A
NOP
NOP
NOP
NOP
NOP
NOP
NOP
t
CK2,
DQs
CAS latency = 2
NOP
CK0
T0
T2
T1
T3
T4
T5
T6
T7
T8
DOUT A0
DOUT A1
NOTE: Data is delayed one cycle due to on-DIMM pipeline register.
COMMAND
READ A
READ B
NOP
NOP
NOP
t
CK2,
DQs
CAS latency = 2
NOP
CK0
T0
T2
T1
T3
T4
T5
DOUT B0
DOUT B1
DOUT A0
NOTE: Data is delayed one cycle due to on-DIMM pipeline register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM13Q8734HCA | 8M x 72 Registered SDRAM Module(8M x 72 200腳寄存同步動態(tài)RAM模塊) |
| IBM13Q8739CC | 8M x 72 Registered SDRAM Module(帶寄存同步動態(tài)RAM模塊（8M x 72高速存儲器陣列結(jié)構(gòu)）) |
| IBM13T16644NPA | 16M x 64 PC100 SDRAM(1MB PC100 同步動態(tài)RAM) |
| IBM13T2649JC | 2M x 64 SDRAM SO DIMM(Small Outline Dual In-Line Memory Module)(2M x 64 小外形雙列直插同步動態(tài)RAM模塊) |
| IBM13T2649NC | 2M x 64 SDRAM SO DIMM(2M x 64小外形雙列直插同步動態(tài)RAM模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM14H5481 | 制造商:AVED Memory Products 功能描述: |
| IBM14H5540 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM17R8251 | 制造商:AVED Memory Products 功能描述: |
| IBM17R8252 | 制造商:AVED Memory Products 功能描述: |
| IBM1805T | 制造商:Schneider Electric 功能描述:IBM1805T |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。