- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379205 > IBM13Q4739CC (IBM Microeletronics) 4M x 72 Registered SDRAM Module(帶寄存同步動(dòng)態(tài)RAM模塊（4M x 72高速存儲(chǔ)器陣列結(jié)構(gòu)）) PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM13Q4739CC |
| 廠商： | IBM Microeletronics |
| 英文描述： | 4M x 72 Registered SDRAM Module(帶寄存同步動(dòng)態(tài)RAM模塊（4M x 72高速存儲(chǔ)器陣列結(jié)構(gòu)）) |
| 中文描述： | 4米× 72注冊內(nèi)存模塊（帶寄存同步動(dòng)態(tài)內(nèi)存模塊（4米× 72高速存儲(chǔ)器陣列結(jié)構(gòu)）） |
| 文件頁數(shù)： | 18/56頁 |
| 文件大小： | 1471K |
| 代理商： | IBM13Q4739CC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
IBM13Q4739CC
4M x 72 Registered SDRAM Module
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 18 of 56
08J0512.E24526
Released 4/98
Clock Suspend Mode
During normal access mode, CKE0 held high enables the clock, but when CKE0 is registered low, while at
least one of the banks is active, Clock Suspend Mode is entered. The Clock Suspend mode deactivates the
internal clock and suspends or “freezes” any clocked operation that was currently being executed. There is a
two clock delay between the registration of CKE0 low and the time at which the SDRAMs’ operation sus-
pends. While in Clock Suspend mode, the SDRAMs ignore any new commands that are issued. The Clock
Suspend mode is exited by bringing CKE0 high. There is a two clock cycle delay from when CKE0 returns
high to when Clock Suspend mode is exited.
When the operation of the SDRAMs is suspended during the execution of a Burst Read operation, the last
valid data output onto the DQ pins will be actively held valid until Clock Suspend mode is exited.
If Clock Suspend mode is initiated during a Burst Write operation, then the input data is masked and ignored
until the Clock Suspend mode is exited.
Clock Suspend During a Read Cycle
(Burst Length = 2, CAS Latency = 2)
Clock Suspend During a Write Cycle
(Burst Length = 2, CAS Latency = 2)
CK0
T0
T2
T1
T3
T4
T5
T6
T7
T8
COMMAND
NOP
READ A
NOP
NOP
NOP
NOP
CKE0
DQs
DOUT A0
DOUT A1
: “H” or “L”
A two clock delay before
Suspend operation starts
A two clock delay to exit
the Suspend command
DOUT element at the DQs when the
Suspend operation starts is held valid
NOTE: Data is delayed one cycle due to on-DIMM pipeline register
CK0
T0
T2
T1
T3
T4
T5
T6
T7
T8
COMMAND
NOP
WRITE A
NOP
NOP
NOP
NOP
CKE0
DQs
: “H” or “L”
A two clock delay before
Suspend operation starts
A two clock delay to exit
the Suspend command
DIN is masked during the Clock Suspend Period
DIN A1
DIN A0
NOTE: Data is delayed one cycle due to on-DIMM pipeline register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM13Q8734HCA | 8M x 72 Registered SDRAM Module(8M x 72 200腳寄存同步動(dòng)態(tài)RAM模塊) |
| IBM13Q8739CC | 8M x 72 Registered SDRAM Module(帶寄存同步動(dòng)態(tài)RAM模塊（8M x 72高速存儲(chǔ)器陣列結(jié)構(gòu)）) |
| IBM13T16644NPA | 16M x 64 PC100 SDRAM(1MB PC100 同步動(dòng)態(tài)RAM) |
| IBM13T2649JC | 2M x 64 SDRAM SO DIMM(Small Outline Dual In-Line Memory Module)(2M x 64 小外形雙列直插同步動(dòng)態(tài)RAM模塊) |
| IBM13T2649NC | 2M x 64 SDRAM SO DIMM(2M x 64小外形雙列直插同步動(dòng)態(tài)RAM模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM14H5481 | 制造商:AVED Memory Products 功能描述: |
| IBM14H5540 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM17R8251 | 制造商:AVED Memory Products 功能描述: |
| IBM17R8252 | 制造商:AVED Memory Products 功能描述: |
| IBM1805T | 制造商:Schneider Electric 功能描述:IBM1805T |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。