參數(shù)資料
型號: IBM13Q4739CC
廠商: IBM Microeletronics
英文描述: 4M x 72 Registered SDRAM Module(帶寄存同步動態(tài)RAM模塊(4M x 72高速存儲器陣列結構))
中文描述: 4米× 72注冊內存模塊(帶寄存同步動態(tài)內存模塊(4米× 72高速存儲器陣列結構))
文件頁數(shù): 23/56頁
文件大?。?/td> 1471K
代理商: IBM13Q4739CC
IBM13Q4739CC
4M x 72 Registered SDRAM Module
08J0512.E24526
Released 4/98
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 23 of 56
Precharg-
ing
L
L
L
L
OP Code
Mode Register Set
ILLEGAL
L
L
L
H
X
X
Auto or Self Refresh ILLEGAL
L
L
H
L
X
X
Precharge
No Operation; Bank(s) idle after t
RP
L
L
H
H
BS
Row Address Bank Activate
ILLEGAL
3
L
H
L
L
BS
Column
Write
ILLEGAL
3
L
H
L
H
BS
Column
Read
ILLEGAL
3
L
H
H
L
X
X
Burst Termination
No Operation; Bank(s) idle after t
RP
L
H
H
H
X
X
No Operation
No Operation; Bank(s) idle after t
RP
H
X
X
X
X
X
Device Deselect
No Operation; Bank(s) idle after t
RP
Row Acti-
vating
L
L
L
L
OP Code
Mode Register Set
ILLEGAL
L
L
L
H
X
X
Auto or Self Refresh ILLEGAL
L
L
H
L
X
X
Precharge
ILLEGAL
3
L
L
H
H
BS
Row Address Bank Activate
ILLEGAL
3, 9
L
H
L
L
BS
Column
Write
ILLEGAL
3
L
H
L
H
BS
Column
Read
ILLEGAL
3
L
H
H
L
X
X
Burst Termination
No Operation; Row Active after t
RCD
L
H
H
H
X
X
No Operation
No Operation; Row Active after t
RCD
H
X
X
X
X
X
Device Deselect
No Operation; Row Active after t
RCD
Write
Recovering
L
L
L
L
OP Code
Mode Register Set
ILLEGAL
L
L
L
H
X
X
Auto or Self Refresh ILLEGAL
L
L
H
L
X
X
Precharge
ILLEGAL
3
L
L
H
H
BS
Row Address Bank Activate
ILLEGAL
3
L
H
L
L
BS
Column
Write
Start Write; Determine if Auto Precharge
8
L
H
L
H
BS
Column
Read
Start Read; Determine if Auto Precharge
8
L
H
H
L
X
X
Burst Termination
No Operation; Row Active after t
DPL
L
H
H
H
X
X
No Operation
No Operation; Row Active after t
DPL
H
X
X
X
X
X
Device Deselect
No Operation; Row Active after t
DPL
Current State Truth Table
(
CKE0 is assumed to be active (high) in the previous cycle for all entries. The Current State is
the state of the bank that the command is being applied to.
)
Current
State
Command
Action
Notes
S0
RAS CAS WE
A11/BS
A10/AP - A0
Description
1. Both Banks must be idle otherwise it is an illegal action.
2. If CKE0 is active (high) the SDRAM DIMM starts the Auto (CBR) Refresh operation, if CKE0 is inactive (low) than the Self Refresh
mode is entered.
3. The Current State refers only refers to one of the banks, if BS selects this bank then the action is illegal. If BS selects the bank not
being referenced by the Current State then the action may be legal depending on the state of that bank.
4. If CKE0 is inactive (low) than the Power Down mode is entered, otherwise there is a No Operation.
5. The minimum and maximum Active time (t
RAS
) must be satisfied.
6. The RAS to CAS Delay (t
RCD
) must occur before the command is given.
7. Column address A10 is used to determine if the Auto Precharge function is activated.
8. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.
9. The command is illegal if the minimum bank to bank delay time (t
RRD
) is not satisfied.
相關PDF資料
PDF描述
IBM13Q8734HCA 8M x 72 Registered SDRAM Module(8M x 72 200腳寄存同步動態(tài)RAM模塊)
IBM13Q8739CC 8M x 72 Registered SDRAM Module(帶寄存同步動態(tài)RAM模塊(8M x 72高速存儲器陣列結構))
IBM13T16644NPA 16M x 64 PC100 SDRAM(1MB PC100 同步動態(tài)RAM)
IBM13T2649JC 2M x 64 SDRAM SO DIMM(Small Outline Dual In-Line Memory Module)(2M x 64 小外形雙列直插同步動態(tài)RAM模塊)
IBM13T2649NC 2M x 64 SDRAM SO DIMM(2M x 64小外形雙列直插同步動態(tài)RAM模塊)
相關代理商/技術參數(shù)
參數(shù)描述
IBM14H5481 制造商:AVED Memory Products 功能描述:
IBM14H5540 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述:
IBM17R8251 制造商:AVED Memory Products 功能描述:
IBM17R8252 制造商:AVED Memory Products 功能描述:
IBM1805T 制造商:Schneider Electric 功能描述:IBM1805T