
IBM13Q8739CC
8M x 72 Registered SDRAM Module
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 26 of 56
08J0513.E24526
Revised 4/98
Output Characteristics
(T
A
= 0 to +70C, V
DD
= 3.3V to 3.6V)
Symbol
Parameter
Min.
Max.
Units
I
I(L)
Input Leakage Current, any input
(0.0V
≤
V
IN
≤
3.6V), All Other Pins Not Under Test = 0V
-10
+10
μ
A
I
O(L)
Output Leakage Current (DQ)
(D
OUT
is disabled, 0.0V
≤
V
OUT
≤
3.6V)
-2
+2
μ
A
V
OH
Output Level (TTL)
Output “H” Level Voltage (I
OUT
= -2.0mA)
2.4
V
DD
V
V
OL
Output Level (TTL)
Output “L” Level Voltage (I
OUT
= +2.0mA)
0.0
0.4
V
I
O(L)
Output Leakage Current (PD1 - PD8)
-10
+10
μ
A
Standby and Refresh Currents
(T
A
= 0 to +70C, V
DD
= 3.3V to 3.6V)
Parameter
Symbol
Test Condition
Organization
Units
Notes
x72
Precharge Standby Current in Power
Down Mode
I
CC1
P
CKE0
≤
V
IL
(max), t
CK
= 15ns
364
mA
1
I
CC1
PS
CKE0
≤
V
IL
(max), t
CK
= Infinity
75
mA
1
Precharge Standby Current in Non-
Power Down Mode
I
CC1
N
CKE0
≥
V
IH
(min), t
CK
= 15ns,
S0, S1
≥
V
IH
(min)
Input Change every 30ns
1200
mA
1
I
CC1
NS
CKE0
≥
V
IH
(min), t
CK
= Infinity
No Input Change
363
mA
1
Active Standby Current in Power Down
Mode
I
CC2
P
CKE0
≤
V
IL
(max), t
CK
= 15ns
364
mA
1, 2
I
CC2
PS
CKE0
≤
V
IL
(max), t
CK
= Infinity
75
mA
1, 2
Active Standby Current in Non-Power
Down Mode
I
CC2
N
CKE0
≥
V
IH
(min), t
CK
= 15ns,
S0, S1
≥
V
IH
(min)
Input Change every 30ns
1200
mA
3
I
CC2
NS
CKE0
≥
V
IH
(min), t
CK
= Infinity
No Input Change
453
mA
4
Auto (CBR) Refresh Current
I
CC3
CAS Latency = 2
t
RC
≥
t
RC
(min)
2370
mA
5, 6, 7, 8
Self Refresh Current
I
CC4
CKE0
≤
0.2V
326
mA
1
1. The specified values are for both DIMM banks operating in the specified mode.
2. Active Standby Current will be higher if Clock Suspend is entered during a Burst Read cycle (add 1mA per DQ).
3. The specified values are for one DIMM bank in Active Standby and the other DIMM bank in Precharge Standby (I
CC2
N and I
CC1
N).
4. The specified values are for one DIMM bank in Active Standby and the other DIMM bank in Precharge Standby (I
CC2
NS and
I
CC1
NS).
5. The specified values are valid when addresses are changed no more than once during t
CK
(min).
6. The specified values are valid when No operation commands are registered on every rising clock edge during t
RC
(min).
7. The specified values are valid when data inputs (DQs) are stable during t
RC
(min).
8. The specified values are for one DIMM bank in Auto Refresh (CBR) and the other DIMM bank in Precharge Standby (I
CC1
N).