- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379205 > IBM13T4644MPC (IBM Microeletronics) 4M x 64 SDRAM SO DIMM（Small Outline Dual In-line Memory Module）(4M x 64小外形雙列直插同步動(dòng)態(tài)RAM模塊) PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM13T4644MPC |
| 廠商： | IBM Microeletronics |
| 英文描述： | 4M x 64 SDRAM SO DIMM（Small Outline Dual In-line Memory Module）(4M x 64小外形雙列直插同步動(dòng)態(tài)RAM模塊) |
| 中文描述： | 4米× 64 SDRAM的內(nèi)存蘇（小外形雙列直插內(nèi)存模塊）（4米× 64小外形雙列直插同步動(dòng)態(tài)內(nèi)存模塊） |
| 文件頁數(shù)： | 9/14頁 |
| 文件大?。?/td> | 273K |
| 代理商： | IBM13T4644MPC |
IBM13T4644MPC
4M x 64 SDRAM SO DIMM
29L6293.E93850A
3/99
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 9 of 14
AC Characteristics
(T
A
= 0 to +70
°
C, V
DD
= 3.3V
±
0.3V)
1. An initial pause of 100
μ
s is required after power-up, then a Precharge All Banks command must be given
followed by a minimum of two Auto (CBR) Refresh cycles before the Mode Register Set operation can
begin.
2. AC timing tests have V
IL
= 0.8V and V
IH
= 2.0V with the timing referenced to the 1.40V crossover point
3. The Transition time is measured between V
IH
and V
IL
(or between V
IL
and V
IH
).
4. AC measurements assume t
T
=1ns.
5. In addition to meeting the transition rate specification, the clock and CKEn must transit between V
IH
and
V
IL
(or between V
IL
and V
IH
) in a monotonic manner.
AC Characteristics Diagrams
Clock and Clock Enable Parameters
Symbol
Parameter
10
Units
Notes
Min.
Max.
t
CK3
Clock Cycle Time, CAS Latency
=
3
10
1000
ns
t
CK2
Clock Cycle Time, CAS Latency
=
2
15
1000
ns
1
t
AC3
Clock Access Time, CAS Latency
=
3
—
7
ns
2
t
AC2
Clock Access Time, CAS Latency
=
2
—
8
ns
2
t
CKH
Clock High Pulse Width
3
—
ns
3
t
CKL
Clock Low Pulse Width
3
—
ns
3
t
CES
Clock Enable Set-up Time
3
—
ns
t
CEH
Clock Enable Hold Time
1
—
ns
t
SB
Power down mode Entry Time
0
10
ns
t
T
Transition Time (Rise and Fall)
0.5
10
ns
1. For 66 MHz clock, CAS Latency
=
2.
2. Access time is measured at 1.4V. See AC output load circuit above.
3. t
CKH
is the pulse width of CK measured from the positive edge to the negative edge referenced to V
IH
(min). t
CKL
is the pulse width
of CK measured from the negative edge to the positive edge referenced to V
IL
(max).
Output
Input
Clock
t
OH
t
SETUP
t
HOLD
t
AC
t
LZ
1.4V
0.8V
1.4V
1.4V
2.0V
t
T
Vtt=1.4V
Output
50
50pF
Z
o
= 50
AC Output Load Circuit
Discontinued (8/99 - last order; 12/99 - last ship)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM13T4644MPD | One Bank 4M x 64 SDRAM SO DIMM（Small Outline Dual In-line Memory Module）(1組 4M x 64 PC100小外形雙列直插同步動(dòng)態(tài)RAM模塊) |
| IBM13T4644MPE | 4M x 64 PC100 SDRAM SO DIMM（Small Outline Dual In-line Memory Module）(4M x 64 PC100小外形雙列直插式同步動(dòng)態(tài)RAM模塊) |
| IBM13T8644HPB | 8M x 64 SDRAM SO DIMM（Small Outline Dual In-line Memory Modules）(8M x 64 144腳小外形雙列直插同步動(dòng)態(tài)RAM模塊) |
| IBM13T8644HPC | 8M x 64 SDRAM SO DIMM（Small Outline Dual In-line Memory Modules）(8M x 64 144腳小外形雙列直插同步動(dòng)態(tài)RAM模塊) |
| IBM13T8644HPD | One Bank 8M x 64 SDRAM SO DIMM（Small Outline Dual In-line Memory Module）(1組 8M x 64 PC100小外形雙列直插同步動(dòng)態(tài)RAM模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM14H5481 | 制造商:AVED Memory Products 功能描述: |
| IBM14H5540 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM17R8251 | 制造商:AVED Memory Products 功能描述: |
| IBM17R8252 | 制造商:AVED Memory Products 功能描述: |
| IBM1805T | 制造商:Schneider Electric 功能描述:IBM1805T |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。