
IBM2520L8767
IBM Processor for ATM Resources
ATM Transmit Buffer Segmentation (SEGBF)
Page 248 of 553
atmrm.chapt05.01
08/27/99
10
When set, this bit will prevent PCR containing packets from terminating an AAL5 frame only when the PCR containing
packet is the first transport stream packet in the AAL5 frame. The AAL5 frame will be terminated on the second transport
stream packet even if that packet does not contain a PCR.
9
When set, this bit will prevent PCR containing packets from terminating an AAL5 frame.
8
When set, this bit will enable the MPEG-2 PID screening logic. In this mode, all MPEG-2 PCR related logic will only be
active if the 188-byte transport stream packet being processed has the correct PID value. The correct value is determined
as the transport stream packets are being segmented. The first 188-byte packet that contains a PID that satisfies the PID
limit register, and has a PCR, will cause the segmentation logic to "lock" onto that PID value. Once locked, the PCR rate
matching logic will only be active on packets that contain that PID. Any other packets that have a different PID will be sent
out at the normal scheduled rate regardless of whether the packet contains a PCR or not. The PID logic will "unlock" from
a given PID if a packet with that PID is not processed by the segmentation logic in a programmable amount of time defined
in the ®sgpidd. When reset, the PID field in all transport stream packets will be ignored.
7
When set, this bit will reset all control logic in the entity. After being set, this bit must be reset before the segmentation logic
will function properly. This bit must remain set for at least 1
μ
s to reset the segmentation logic properly.
6
When set, this bit will force statistics to be kept on all LCDs processed by the segmentation logic.
5
When set, this bit will prevent statistics from being kept on any LCDs processed by the segmentation logic. This bit will
have precedence over the force statistics bit.
4
When set, this bit will force OAM blocking to occur an all LCDs processed by the segmentation logic. The OAM blocking
logic requires that statistics are being kept for the LCD being monitored, so if this bit is set, statistics will be forced on all
LCDs.
3
When set, this bit will prevent OAM blocking for happening on any LCDs processed by the segmentation logic. This bit will
have precedence over the force blocking bit.
2
When set, this bit will cause all requests from the cell scheduler to be ignored. This allows complete program control of all
cells being sent out on the external interface
1
When set, this bit causes the fifth byte of all cells being assembled by SEGBF to contain the value that is contained in the
Force HEC register. When reset, the fifth byte will contain a value calculated over the first four ATM header bytes retrieved
from the LCD.
0
This bit when set causes the SEGBF entity to enter diagnostic mode. This bit must be set in order to access the internal
array. When accessing the array, care must be taken that normal entity reads and writes of the array are not happening at
the same time or the results will be indeterminant.
Bit(s)
Description