
IBM2520L8767
IBM Processor for ATM Resources
ATM PHY Bus Interface
Page 34 of 553
atmrm.chapt02.01
08/27/99
1
JTAGTMS
Input
JTAG Test Mode Select is used to control the state of the TAP controller in the
device.
1
JTAGTMSC
Input
JTAG Test Mode Select is used to control the state of the TAP controller in the
401 core.
1
JTAGTDI
Input
JTAG Test Data Input is used to serially shift test data and test instructions into
the device during TAP operation.
1
JTAGTDO
Output
Test Data Output is used to serially shift test data and test instructions out of the
device during TAP operation.
1
JTAGTDOC
Output
Test Data Output - Core is used to serially shift test data and test instructions
during Processor core TAP operations.
1
PINTCLK
Output
This is the external test point to measure the jitter effects of the phase-lock loop
circuit.
1
PDBLCLK
Output
This is the external test point that is double the frequency of the PINTCLK. It is
used to clock enstate state signals at this frequency.
1
PPLLOUT
Output
This is an observation output only. This will make the output of the PLL observ-
able. This is also the DTR signal when the SELRS232 is active.
1
BISTDI1
Output
Drives the DI input during BIST
1
MFORCEBP
Output
Allows IBM2520L8767 to bypass the internal PLL. See
Printed Circuit Board
Considerations
on page 515.
1
DTR
Input or Output
RS232 DTR for the core debugger.
1
CTS
Input or Output
RS232 CTS for the core debugger.
1
TXD
Input or Output
RS232 TXD for the core debugger.
1
RXD
Input or Output
RS232 RXD for the core debugger.
1
RTS
Input or Output
RS232 RTS for the core debugger.
1
DSR
Input or Output
RS232 DSR for the core debugger.
1
JTAGRSTC
Input or Output
JTAG Test Reset provides an asynchronous initialization of the Processor core
TAP controller.
1
JTAGTCKC
Input or Output
JTAG Test Clock is used to clock state information and test data into and out of
the device during operation of the Processor core TAP controller. LatchTclkc in
test mode.
1
IBDINH1
Input
This is the Boundary Scan input for BSINH1.
1
IBDINH2
Input
This is the Boundary Scan input for BSINH2(*).
1
IBDRINH
Input
This is the Boundary Scan input for rinh.
1
LEAKTST
Input
This is the STI driver/receiver leak test input.
Clock, Configuration, and LSSD Pin Descriptions
(Page 2 of 2)
Quantity
Pin Name
Input/Output
Pin Description