
IBM Dual Bridge and Memory Controller
Page iv
dbamc01TOC.fm.01
July 13, 2000
4.12.4 DIMM Banks .......................................................................................................................165
4.12.5 Interleaved Banks ...............................................................................................................166
4.13 Memory Signal Connections .....................................................................................................167
4.14 Supported SDRAM Organizations ............................................................................................170
4.14.1 DIMM Requirements ...........................................................................................................170
4.14.2 SDRAM Buffering Requirements ........................................................................................171
4.15 Memory Controller Registers ....................................................................................................173
4.15.1 MCCR Register ...................................................................................................................173
4.15.2 MCER Register ...................................................................................................................175
4.16 Error Handling ............................................................................................................................177
4.16.1 Single-Bit ECC Error, General Case ...................................................................................177
4.16.2 Single-Bit ECC Error, Special Case ....................................................................................177
4.16.3 Invalid Address Error ..........................................................................................................177
4.16.4 Double-Bit ECC Error, General Case .................................................................................178
4.16.5 Double-Bit ECC Error, Special Case ..................................................................................178
4.16.6 Overlapping Memory Extents ..............................................................................................178
5. PCI Bridges ...............................................................................................................179
5.1 Overview .......................................................................................................................................179
5.2 Address Map .................................................................................................................................179
5.3 System Standard Configuration Registers ................................................................................180
5.4 System PHB Registers .................................................................................................................180
5.5 PCI Bus Commands .....................................................................................................................181
5.5.1 PCI Master Memory Read Cycles .........................................................................................182
5.5.2 PCI Master Memory Write Cycles .........................................................................................183
5.5.3 Configuration Cycles .............................................................................................................184
5.5.4 PCI Lock Cycles ....................................................................................................................186
5.6 PCI Performance Estimates ........................................................................................................187
5.7 PCI Master Error Handling ...........................................................................................................188
6. System I/O Interface .................................................................................................190
6.1 Configuration ................................................................................................................................190
6.2 System I/O Registers ...................................................................................................................190
6.3 Flash Interface and Presence Detect Bits ..................................................................................190
6.3.1 Boot ROM .............................................................................................................................190
7. DMA Controller .........................................................................................................192
7.1 Introduction ..................................................................................................................................192
7.2 DMA Transfer Registers ..............................................................................................................193
7.2.1 DMA Transfer Status Cache Line .........................................................................................194
7.3 DMA Procedure ............................................................................................................................195
7.3.1 Special Boundary Conditions ................................................................................................196
8. Initialization ...............................................................................................................197
8.1 Power Up Sequence .....................................................................................................................197
8.2 POWERGOOD Power-On Reset ..................................................................................................197
9. Timing Diagrams ......................................................................................................199