
IBM3206K0424
IBM Processor for Network Resources
Preliminary
Interrupt and Status/Control (INTST)
Page 138 of 676
pnr25.chapt04.01
August 14, 2000
10-9
PI Bytes
These bits are encoded to tell how many bytes long the AAL 5 CPI field is. The follow-
ing are the encodings:
’
00
’
CPI field is zero bytes long. In this case, the two bytes containing the CPI field
and the AAL5 user-to-user byte are copied into the packet header. See the
definition of the packet header for the locations.
’
01
’
CPI field is one byte long and is always
’
0
’
. In this case, the one byte AAL5
user-to-user byte is copied into the packet header.
'10'
CPI field is two bytes long and is always
’
0
’
.
'11'
Treated the same as B'00'
8
Reserved
Reserved
7
Disable the ENSTATE output pins internally muxed debug states. When set to '1', these outputs will be quiet.
6
Master Chip Enable for Receiving
When this bit is set to '1', various state machines in the receive part of the chip will be
enabled.
5
Master Chip Enable for Transmit-
ting
When this bit is set to '1', various state machines in the transmit part of the chip will be
enabled.
4
Master Chip Enable
When this bit is set to '1', various state machines in the chip will be enabled. This must
be set to '1' transmit or receive anything.
3
Zeros on Data Parity
When this bit is set to '1', zeros will be forced on the data bus parity line(s) during a
slave read data phase or a master address phase or a master write data phase.
2
Treat MINT2 as push-pull
When this bit is set to '1', the chip I/O MINT2 will be driven active high as well as low,
like a push-pull driver. This is for use as a specific sideband application, not as a gen-
eral shared open-drain interrupt line.
1
Enable the PLL output (hardware
test only)
When this bit is set to '1', the chip i/o PPLLOUT will be driven with the output of the
internal PLL. When set to '0', this output will be quiet.
0
Disable the ENSTATE clocks out-
put pins
When this bit is set to '0', the chip i/o PINTCLK and PDBLCLK will be driven with the
output of the internal clock tree. When set to '1', these outputs will be quiet.
Bit(s)
Name
Description