
IBM3206K0424
Preliminary
IBM Processor for Network Resources
pnr25.chapt06.01
August 14, 2000
ATM Cell Handler Architecture: Receive Direction
Page 561 of 676
ATM Cell Handler Architecture: Receive Direction
ACH_Rx GPP Handler Address Mapping
Base Address = x
’
200
’
Register Name
Description
Address Offset
Type Width
Initial Value
ROFmid
Read-on-the-fly register
X
’
0
’
F 8
’
00000000
’
ROFhi
Read-on-the-fly register (MSByte)
X
’
1
’
F 8
’
00000000
’
CntEn1
COUNT ENABLE register
X
’
2
’
X 4
’
0000
’
FHR
Counter, ATM cells written into external FIFO, no threshold
X
’
4/5
’
1
N 24
’
x
’
000000
’’
IHR
Counter, received Idle cells from OFP, no threshold
X
’
6/7
’
1
N 24
’
x
’
000000
’’
EHR1
Counter, detected HEC errors with threshold
X
’
8/9
’
1
N 16
’
x
’
0000
’’
EHR1Th12
Threshold reg Byte2 (LSByte) for counter EHR1
X
’
A
’
X 8
’
00000001
’
EHR1Th11
Threshold reg Byte1 for counter EHR1
X
’
B
’
X 8
’
10000000
’
BHR
Counter, FIFO full discarded cells: (DiscPAF1=1) AND
(TxLpB11=0) with threshold.
1
X
’
C/D
’
1
N 16
’
x
’
0000
’’
BHRTh12
Threshold reg Byte2 (LSByte) for counter BHR
X
’
E
’
X 8
’
00000001
’
BHRTh11
Threshold register Byte1 for counter BHR
X
’
F
’
X 8
’
10000000
’
RESET
Default RESET register
X
’
30
’
R 2
’
01
’
CMD1
Command register (FIFO reset)
X
’
31
’
O 2
’
00
’
STAT1
Status register
X
’
33
’
S 6
MainIRQ
MAIN INTerrupt register
X
’
38
’
I 2
M_MainIRQ
INTerrupt MASK register (for MainIRQ)
X
’
39
’
X 2
’
00
’
CntrIRQ1
COUNTER INTerrupt register
X
’
3A
’
I 6
M_CntrIRQ1
INTerrupt MASK register (for CntrIRQ1)
X
’
3B
’
X 6
’
000000
’
CONF5
Chiplet configuration register
X
’
48
’
C 8
’
00000011
’
CONF6
Chiplet configuration register (Alpha/Delta)
X
’
49
’
C 8
’
01100101
’
H1CONF
Confirmation bytes to identify idle or unassigned cells.
X
’
4A
’
C 8
’
00000000
’
H2CONF
Confirmation bytes to identify idle or unassigned cells.
X
’
4B
’
C 8
’
00000000
’
H3CONF
Confirmation bytes to identify idle or unassigned cells.
X
’
4C
’
C 8
’
00000000
’
H4CONF
Confirmation bytes to identify idle or unassigned cells.
X
’
4D
’
C 8
’
00000001
’
H5CONF
Dummy byte to align Payload in external FIFO
X
’
4E
’
C 8
’
11010000
’
CONFC
External FIFO buffer Almost Full threshold
X
’
4F
’
C 7
’
1100000
’
1. Independent of the counter width, given that a counter has chiplet address N as a base. Reading address N or address N-1 both
yield the least significant byte of the counter. Reading address N has no affect on the counter, but reading address N-1 resets the
counter after read operation.