參數(shù)資料
型號: IBM3209K3114
廠商: IBM Microeletronics
英文描述: IBM Packet Routing Switch Serial Interface Converter(IBM封裝路線選擇開關(guān)串行接口轉(zhuǎn)換器)
中文描述: IBM的分組路由交換機串行接口轉(zhuǎn)換器(IBM的封裝路線選擇開關(guān)串行接口轉(zhuǎn)換器)
文件頁數(shù): 3/152頁
文件大?。?/td> 2390K
代理商: IBM3209K3114
IBM3209K3114
IBM Packet Routing Switch Serial Interface Converter
Advance
Page i
prssi.01TOC.fm
July 10, 2000
Contents
1. General Information .................................................................................................... 1
1.1 Features ........................................................................................................................................... 1
1.2 Description ....................................................................................................................................... 1
2. Converter Ingress/Egress Data Flow ......................................................................... 3
2.1 Ingress Data Flow ............................................................................................................................ 3
2.1.1 Protocol Engine (PE) Ingress Interface .................................................................................... 3
2.1.2 Ingress Packet Reshuffling ...................................................................................................... 3
2.1.3 Ingress Receive FIFO .............................................................................................................. 3
2.1.4 Ingress Data Aligned Serial Link Interface (IDI) ....................................................................... 3
2.1.5 Data Aligned Serial Link (DASL) Port Serializer ...................................................................... 4
2.1.6 Egress Data Flow ..................................................................................................................... 4
2.1.7 Data Aligned Serial Link (DASL) Port Deserializer .................................................................. 4
2.1.8 Egress Data Aligned Serial Link Interface (EDI) ...................................................................... 4
2.1.9 Egress FIFO ............................................................................................................................. 4
2.1.10 Egress Path Selection ............................................................................................................ 4
2.1.11 Egress Transmit Framing ....................................................................................................... 4
2.1.12 Protocol Engine (PE) Egress Interface .................................................................................. 5
3. Functional Description ................................................................................................ 6
3.1 Data Interface Between Packet Routing Switch Serial Interface Converter & Protocol Engine 7
3.2 Functional Overview ....................................................................................................................... 7
3.2.1 Ingress Interface ...................................................................................................................... 8
3.2.1.1 Bus Protocol ..................................................................................................................... 8
3.2.1.2 Ingress Operation and Timing .......................................................................................... 9
3.2.2 Egress Interface ..................................................................................................................... 12
3.2.2.1 Bus Protocol ................................................................................................................... 12
3.2.2.2 Egress Operation and Timing ......................................................................................... 14
3.2.3 TXFULL Timing ...................................................................................................................... 14
3.3 Packet Reshuffling ........................................................................................................................ 15
3.3.1 Ingress Receive Logical Unit Framing ................................................................................... 15
3.3.1.1 Header Bytes Reshuffling ............................................................................................... 15
3.3.1.2 Input/Output Packet Format ........................................................................................... 15
3.3.1.3 Port Addressing .............................................................................................................. 17
3.3.2 Nested TxPause Extraction ................................................................................................... 17
3.3.3 Ingress Packets for IBFC ....................................................................................................... 18
3.3.4 Egress Packet Formatter ....................................................................................................... 20
3.3.4.1 Building the Egress Packet Qualifier Byte ...................................................................... 21
3.4 Packet Buffering ............................................................................................................................ 23
3.4.1 X and Y Path Receive FIFO (RXFIFO) .................................................................................. 23
3.4.2 X/Y Path Transmit FIFO (TXFIFO) ........................................................................................ 23
3.5 Path Selection Block ..................................................................................................................... 23
3.6 Interfacing Data Aligned Serial Link (DASL) Macro ................................................................... 25
3.6.1 Ingress Data Aligned Serial Link (DASL) Interface ................................................................ 25
3.6.2 Functions ............................................................................................................................... 25
3.6.3 Packets Format ...................................................................................................................... 25
3.6.3.1 Idle Packets .................................................................................................................... 25
相關(guān)PDF資料
PDF描述
IBM32NPCXX1EPABBE66 IBM Processor for Network Resources(異步轉(zhuǎn)換模式(ATM)32位微處理器(用于網(wǎng)絡(luò)資源管理))
IBM39MPEGCS24DPFA16C High Performance Audio/Video Decoder(高性能音頻/視頻譯碼器)
IBM39MPEGCS24PFA16C High Performance Audio/Video Decoder(高性能音頻/視頻譯碼器)
IBM39STB130x0 STB130x0 A/V Transport/Decoders(STB130x0 音頻/視頻的傳送譯碼器)
IBM42F10SNNAA20 SFF-1063/1250N-SW PTH Serial Optical Transceiver(SFF-1063/1250N-SW PTH串行光纖收發(fā)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM3209K4060 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecom Switching Circuit
IBM3288H2848 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
IBM32NPR100EXXCAB133 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
IBM32NPR101EPXCAC133 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
IBM35CPC945C03C-2 制造商:IBM 功能描述: