
IBM3209K3114
Advance
IBM Packet Routing Switch Serial Interface Converter
prssi.01TOC.fm
July 10, 2000
Page ii
3.6.3.2 Idle Packet CRC Computing .......................................................................................... 25
3.6.3.3 Synchronization Packets Format .................................................................................... 26
3.6.3.4 Data Packets .................................................................................................................. 26
3.6.4 Egress Data Aligned Serial Link (DASL) Interface (EDI) ....................................................... 26
3.6.4.1 Packets Format .............................................................................................................. 28
3.6.4.2 Data Packets .................................................................................................................. 29
3.6.5 IBM 28.4G Packet Routing Switch (switch) in band Output Queue Grant Information .......... 29
3.6.6 IBM Packet Routing Switch Serial Interface Converter (the converter) Switch Interface ...... 30
3.7 Egress & Ingress Interface Diagnostic Functions ..................................................................... 30
3.7.1 Loopbacks ............................................................................................................................. 30
3.7.1.1 Normal Operating Mode ................................................................................................. 31
3.7.1.2 Protocol Engine X/Y Loopback ....................................................................................... 31
3.7.1.3 Protocol Engine (PE) External Loopback ....................................................................... 32
3.7.1.4 Switch X/Y Loopback ..................................................................................................... 32
3.8 Clocks Generator Description ..................................................................................................... 34
3.8.1 IBM Packet Routing Switch Serial Interface Converter Internal Clocks Description ............. 35
3.8.2 IBM Packet Routing Switch Serial Interface Converter External Traffic: ............................... 35
3.9 IBM Packet Routing Switch Serial Interface Converter RESET Scheme Description ............ 36
3.9.1 Reset Strategy ....................................................................................................................... 36
3.9.2 Power-On-Reset (POR) Procedure ....................................................................................... 36
3.9.3 Path Reset ............................................................................................................................. 37
3.9.4 PLL Reset .............................................................................................................................. 38
3.9.5 Ingress/Egress Interface Reset ............................................................................................. 38
3.10 Microprocessor Interface Description ...................................................................................... 38
3.10.1 The microprocessor interface: ............................................................................................. 38
3.10.2 Processor Interface Lines .................................................................................................... 39
3.10.3 Processor Interface I/O Lines Description ........................................................................... 39
3.10.4 32-Bit Mode Processor Interface Timing ............................................................................. 40
3.10.5 8-Bit Mode Processor Interface Timing ............................................................................... 41
4. Converter Configuration Table Registers ............................................................... 42
4.1 Error Detection, Reporting, and Interrupt Registers ................................................................. 43
4.1.1 Register Map ......................................................................................................................... 44
4.1.1.1 Setup 1_X PATH Register .............................................................................................. 45
4.1.1.2 Setup 2_X Path Register ................................................................................................ 46
4.1.1.3 Control _X PATH Register ............................................................................................. 47
4.1.1.4 X Plane Parity and CRC_Error_Count_X Registers ....................................................... 49
4.1.1.5 X Plane Events 1 Register (Event 1 _X) ........................................................................ 50
4.1.1.6 X Plane Event 1 Checker Enable Register (Event 1 Checker Enable_X ) ..................... 53
4.1.1.7 Interrupt Enable _X Register .......................................................................................... 54
4.1.1.8 Setup 1_Y PATH Register .............................................................................................. 55
4.1.1.9 Setup 2_Y PATH Registers ............................................................................................ 56
4.1.1.10 Control _Y PATH Registers .......................................................................................... 57
4.1.1.11 Y Plane Parity and CRC_Error_Count_Y Registers ..................................................... 60
4.1.1.12 Y Plane Events 1 Register (Event 1 _Y) ...................................................................... 61
4.1.1.13 Y Plane Event 1 Checker Enable Register (Event 1 Checker Enable _Y) ................... 63
4.1.1.14 Interrupt Enable _Y Register ........................................................................................ 64
4.1.1.15 DASL M3 Picocode X Register .................................................................................... 65
4.1.1.16 SDC Controller X Register (SDC_Debug_CNTL X) ..................................................... 66
4.1.1.17 SDC Data X in Bus Register (SDC_Debug_Data_In X) ............................................... 67
4.1.1.18 SDC Data X Out Bus Register (SDC_Data X_Out Bus) .............................................. 68