
IBM3209K3114
IBM Packet Routing Switch Serial Interface Converter
Advance
Functional Description
Page 30 of 142
prssi.01
July 12, 2000
3.6.6 IBM Packet Routing Switch Serial Interface Converter (the converter) Switch Interface
3.7 Egress & Ingress Interface Diagnostic Functions
3.7.1 Loopbacks
Loopbacks are controlled through configuration registers
.
There are two possible paths, X and Y, for each
loopback, but an exclusive choice must be made and a path reset executed before the loopback is
performed. The IBM Packet Routing Switch Serial Interface Converter (the converter) supports two loopback
modes:
Protocol engine (PE) X/Y loopback: the PE sends and checks data and the grant mechanism must be
bypassed (forced to all ones through configuration register)
- Protocol engine X domain loopback (register @00 bit 0 set to '1')
- Protocol engine Y domain loopback (register @20 bit 0 set to '1')
Switch loopback: data is initiated from the switch and the switch control verifies the overall operation
- Switch X and Switch Y domain loopbacks: (register @C4 bit 1 set to '1'). Depending on the status of
the force path and select X/Y bits of registers A0 bits 21 and 22 respectively, it is possible to use
either the inService line or the select X/Y by means of bit 22 to decide which plane is selected. In the
latter case, plane X is used if set to '0' and plane Y is used if set to '1'.
Figure 16: Converter Interface Lines
+/-Switch_X_CLK
MEM_GNT_X (3:0)
8 x DASL Pairs
+/-DASL_X_TX_0
+/-DASL_X_TX_1
+/-DASL_X_TX_2
+/-DASL_X_TX_3
+/-DASL_X_TX_4
+/-DASL_X_TX_5
+/-DASL_X_TX_6
+/-DASL_X_TX_7
PLL
Converter Path X
Converter Path Y
+/-Switch_Y_CLK
MEM_GNT_Y (3:0)
SEND_GNT_Y
SEND_GNT_X
+/-DASL_Y_RX_0
+/-DASL_Y_RX_1
+/-DASL_Y_RX_2
+/-DASL_Y_RX_3
+/-DASL_Y_RX_4
+/-DASL_Y_RX_5
+/-DASL_Y_RX_6
+/-DASL_Y_RX_7
+/-DASL_Y_TX_0
+/-DASL_Y_TX_1
+/-DASL_Y_TX_2
+/-DASL_Y_TX_3
+/-DASL_Y_TX_4
+/-DASL_Y_TX_5
+/-DASL_Y_TX_6
+/-DASL_Y_TX_7
L U
Chip 0
Chip 1
Switch Core Y
L U
Master
L U
Master
L U
Path X
Path X
8 x DASL Pairs
+/-DASL_X_RX_0
+/-DASL_X_RX_1
+/-DASL_X_RX_2
+/-DASL_X_RX_3
+/-DASL_X_RX_4
+/-DASL_X_RX_5
+/-DASL_X_RX_6
+/-DASL_X_RX_7
Master
Master
DASL
Egress
DASL
Ingress
IBM 28.4 G
Packet
Routing
Switch