- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379205 > IBM3209K3114 (IBM Microeletronics) IBM Packet Routing Switch Serial Interface Converter(IBM封裝路線(xiàn)選擇開(kāi)關(guān)串行接口轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM3209K3114 |
| 廠(chǎng)商： | IBM Microeletronics |
| 英文描述： | IBM Packet Routing Switch Serial Interface Converter(IBM封裝路線(xiàn)選擇開(kāi)關(guān)串行接口轉(zhuǎn)換器) |
| 中文描述： | IBM的分組路由交換機(jī)串行接口轉(zhuǎn)換器（IBM的封裝路線(xiàn)選擇開(kāi)關(guān)串行接口轉(zhuǎn)換器） |
| 文件頁(yè)數(shù)： | 45/152頁(yè) |
| 文件大?。?/td> | 2390K |
| 代理商： | IBM3209K3114 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)
IBM3209K3114
Advance
IBM Packet Routing Switch Serial Interface Converter
prssi.01
July 12, 2000
Functional Description
Page 35 of 142
3.8.1 IBM Packet Routing Switch Serial Interface Converter Internal Clocks Description
The converter clock tree is articulated around three PLLs and the microprocessor (MP_CLK) clock. Seven
clock domains exist to clock the converter. The clock generator acts as a programmable selector. UTXCLK
and URXCLK internal clock trees are generated from several clock sources that are selected by programming
the "UCLK_source_l [1:0]" and "XY_SW_source_enb_l [1:0]" in the configuration table registers.
3.8.2 IBM Packet Routing Switch Serial Interface Converter External Traffic:
External traffic from the converter and the IBM 28.4 G Packet Routing Switch (switch) is timed using the two
edges of the clock issued from the SWITCH_X_PLL or the SWITCH_Y_PLL. SWITCH_X/Y_PLLs deliver two
clocks which are 100 - 125 MHz (DASL_X125_CLK) and 200 - 250 MHz (DASL_X250_CLK) respectively.
The X/Y transmit and the X/Y receive DASLs are clocked by DASL_X250_CLK and DASL_Y250_CLK
respectively. Receive and transmit data is then input and output at a frequency of 400 - 500 MHz. At each
occurrence of the DASL_X/Y250_CLK clock edge, transition data is sent to or received from the switch.
Table 12: External Clocks Description
Clock Name
Speed
Description
SWITCH_X_CLK +/-
50 - 62.5 MHz
Differential input receiver clock lines. The associated PLL (SWITCH_X_PLL) delivers
both 200 - 250 MHz (DASL_X250_CLK) and 100 - 125 MHz (DASL_X125_CLK) to
clock the DASL_X and the path X glue logic. An additional input is provided to connect
an external oscillator TEST_CLCK or the MP_CLK instead of the SWITCH_X_CLK on
the PLL_X input.
SWX_TC_source_enb_l[1:0] is located in the configuration table registers (@A0 bits 25
- 24).
SWITCH_Y_CLK +/-
50 - 62.5 MHz
Differential input receiver clock lines. The associated PLL (SWITCH_Y_PLL) delivers
both 200 - 250 MHz (DASL_Y250_CLK) and 100 - 125 MHz (DASL_Y125_CLK) to
clock the DASL_Y and the path Y glue logic. An additional input is provided to connect
an external oscillator TEST_CLK or the MP_CLK instead of the SWITCH_Y_CLK on the
PLL_Y input.
SWY_TC_source_enb_l[1:0] is located in the configuration table registers (@A0 bits 15
- 14).
PE_CLK
50 and 125 MHz
Single-ended receiver clock line. This is the transfer/synchronization clock issued from
the PE to synchronize transfers on RXDATA[31:0]. It is connected to the PE_PLL which
delivers the URXCLK /UTXCLK for the ingress/egress interfaces. The PE_CLK input is
controlled by PLL_PE_RESET (@9C bit 15) and is turned in BYPASS mode in case
PLL_PE_RESET =
’
1
’
. Programming PLL_PE_RESET at
’
1
’
disables the PE_PLL from
delivering the necessary clocks for the ingress/egress interfaces.
MP_CLK
30 - 66 MHz
Single-ended receiver clock line. This is a free running clock which must be available at
POR when the MP_CLK directly clocks the configuration table registers to provide cor-
rect register map initialization.
PE_RXCLK_out/
PE_TXCLK_out
Protocol engine clocks. They are single-ended output driver clock lines that allow the
transfer and synchronization of the RXDATA[31:0] and the TXDATA[31:0] to and from
the converter. They are derived from clock sources selected through the setting of regis-
ter @A0, bits 21, 22, and 26 (To_smooth_PLL_In) and bits 30-31 (UCLK_Source_1).
Shadow_RXCLK_in
50 and 125 MHz
Single-ended receiver clock line. It is applied to the ingress interface by programming
the RXDATA_KEEPER register @C0 bit 2 at '1'. When the RXDATA_KEEPER is equal
to '0', Shadow_RxClk_Out is routed to the ingress PE interface (this setting is used for
switch loopback application).
Shadow_RxClk_Out
A single-ended output driver clock line derived directly (not going through any clock tree)
from PE PLL output. It connects to the Shadow_RxClk_In through either the PE chip or
the board (via a delay) to provide the best sampling point of the received data from the
protocol engine.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM32NPCXX1EPABBE66 | IBM Processor for Network Resources(異步轉(zhuǎn)換模式（ATM）32位微處理器（用于網(wǎng)絡(luò)資源管理）) |
| IBM39MPEGCS24DPFA16C | High Performance Audio/Video Decoder(高性能音頻/視頻譯碼器) |
| IBM39MPEGCS24PFA16C | High Performance Audio/Video Decoder(高性能音頻/視頻譯碼器) |
| IBM39STB130x0 | STB130x0 A/V Transport/Decoders(STB130x0 音頻/視頻的傳送譯碼器) |
| IBM42F10SNNAA20 | SFF-1063/1250N-SW PTH Serial Optical Transceiver(SFF-1063/1250N-SW PTH串行光纖收發(fā)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM3209K4060 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Telecom Switching Circuit |
| IBM3288H2848 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Telecommunication IC |
| IBM32NPR100EXXCAB133 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Microprocessor |
| IBM32NPR101EPXCAC133 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Microprocessor |
| IBM35CPC945C03C-2 | 制造商:IBM 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。