
IBM32NPCXX1EPABBE66
Preliminary
IBM Processor for Network Resources
pnr261LOF.fm.06
August 14, 2000
Page xvii
List of Figures
Figure 1:
Figure 2:
Figure 3:
Figure 4:
Figure 5:
Figure 6:
Figure 7:
Figure 8:
Figure 9:
Figure 10: DMA Descriptor Layout ...........................................................................................................135
Figure 11: Timeline Example of Scheduling .............................................................................................264
Figure 12: Timeline Example of Frame Scheduling ..................................................................................266
Figure 13: SEGBF Block Diagram ............................................................................................................301
Figure 14: REASM Entity Interfaces .........................................................................................................321
Figure 15: REASM Sub-Entity Block Diagram ..........................................................................................322
Figure 16: General Layout of a Received Packet in Scatter Mode ...........................................................325
Figure 17: General Layout of a Scatter DMA List .....................................................................................326
Figure 18: RXBUF Block Diagram ............................................................................................................334
Figure 19: RXXLT Block Diagram ............................................................................................................338
Figure 20: Standard ATM .........................................................................................................................339
Figure 21: PPP .........................................................................................................................................340
Figure 22: Q.922 2 Byte Addressing ........................................................................................................340
Figure 23: Q.922 4 Byte Addressing ........................................................................................................340
Figure 24: FUNI 2.0 2 Byte Addressing ....................................................................................................341
Figure 25: FUNI 2.0 4 Byte Addressing ....................................................................................................341
Figure 26: RXCRC Block Diagram ...........................................................................................................346
Figure 27: RXAAL Block Diagram ............................................................................................................350
Figure 28: RXLCD Block Diagram ............................................................................................................363
Figure 29: RXRTO Block Diagram ...........................................................................................................366
Figure 30: General Queue, Event, and Data Structure Linkage ...............................................................371
Figure 31: RXQUE Dequeue Event Loop .................................................................................................383
Figure 32: Virtual Address Buffer Map .....................................................................................................417
Figure 33: Buffer/Virtual Memory Allocation Structure in Memory ............................................................418
Figure 34: Virtual Address Buffer Map .....................................................................................................419
Figure 35: PCORE Structure ....................................................................................................................443
Figure 36: Package Diagram ....................................................................................................................653
Figure 37: Pinout Viewed from Above ......................................................................................................654
Figure 38: SDRAM Read Cycle (1 of 2) ...................................................................................................668
Figure 39: SDRAM Read Cycle (2 of 2) ...................................................................................................669
Figure 40: SDRAM Write Cycle (1 of 2) ....................................................................................................670
Figure 41: SDRAM Write Cycle (2 of 2) ....................................................................................................671
Figure 42: SDRAM Write of 64-byte Burst with CAS Latency=2 ..............................................................672
Figure 43: SDRAM Write of 64-byte Burst with CAS Latency=3 ..............................................................673
Functional Units in the IBM Processor for Network Resources .................................................21
System Context of an ATM Subsystem .....................................................................................24
Block Diagram ...........................................................................................................................28
Transmit Scheduling Capabilities ..............................................................................................31
PCI Bus Connections ................................................................................................................35
DRAM Memory Bus Connections ..............................................................................................37
NPBUS Connections .................................................................................................................41
PHY Bus Interface Connections ................................................................................................44
Clock, Configuration, and LSSD Connections ...........................................................................50