
IBM32NPCXX1EPABBE66
IBM Processor for Network Resources
Preliminary
Clock, Configuration, and LSSD Interface
Page 32 of 706
pnr261_2io.fm.06
August 14, 2000
PPLLOUT
1
Output
This is an observation output only. This makes the output of the PLL observable. This is
also the DTR signal when the SELRS232 is active.
BIST0DI1
1
Output
Drives the DI input during BIST. Connect the BIST0DI1 output to the IBDINH1 input so the
chip drivers are driven to high impedance during a chip reset or while BIST is running. Add
a pullup resistor to this net.
DTR
1
Input/Output
RS232 DTR for the core debugger. (
LSSD test function - TCLKA-AC)
CTS
1
Input
RS232 CTS for the core debugger. (
LSSD test function - LPRA bypass-TI)
TXD
1
Input/Output
RS232 TXD for the core debugger. (
LSSD test function - CLKDIVTCLKB-BC)
RXD
1
Input/Output
RS232 RXD for the core debugger. (
LSSD test function - BSCANTCLKB-BC)
RTS
1
Input/Output
RS232 RTS for the core debugger. (
LSSD test function - BSCANTCLKC-SC)
DSR
1
Input/Output
RS232 DSR for the core debugger. (
LSSD test function - pll testout)
IBDINH1
1
Input
This is the Boundary Scan input for BSINH1. Should be connected to the BIST0DI1 output.
IBDINH2
1
Input
This is the Boundary Scan input for BSINH2(*).
IBDRINH
1
Input
This is the Boundary Scan input for rinh. This pin should be pulled up for normal operation.
LEAKTST
1
Input
This is the STI driver/receiver leak test input.
PLLTUNE(1-0)
2
Input
These inputs help tune the PLL operation. (
LSSD test function - SCANOUT(15,14))
MPLLRESET
1
Input
This input is active low and resets the PLL at power up to avoid VCO runaway. This
requires a reset circuit that delays a low-to-high level after power-on-reset by 150
μ
s.
(
LSSD test function - this pin functions as the TESTCT [Test Clock Tree] input. When not
asserted, this chip runs as specified. When asserted, the clock tree uses this input to con-
trol the clokc tree outputs - TI)
JTCOMPLY
1
Input
This input is high for JTAG compliance and low for RISCWatch/BIST-friendly use. When
this pin is high, JTAG boundary scan operations may be used to test chip I/O operation and
card wiring without supplying clocks to the rest of the chip. Also, when the TAP controller
enters the TEST LOGIC RESET state, the JTAG instruction is IDCODE. When this pin is
low, the JTAG boundary scan logic works only if the other chip clocks are running in a nor-
mal functional manner. When the TAP controller enters the TEST LOGIC RESET state, the
JTAG instruction is BYPASS in order to make this more compatible with RISCWatch.
(
LSSD test function - SRAM BIST result output)
Table 12: Clock, Configuration, and LSSD Signal Descriptions
(Continued)
Signal Name
Quantity
Type
Description