參數(shù)資料
型號: IBMN325404CT3
廠商: IBM Microeletronics
英文描述: 256Mb(4Mbit x 16 I/O x 4 Bank) Synchronous DRAM(256M位(4M位 x 16 I/O x 4 組)同步動態(tài)RAM)
中文描述: 256Mb的(的4Mb × 16的I / O × 4行)同步DRAM(256M位(4分位× 16的I / O × 4組)同步動態(tài)RAM)的
文件頁數(shù): 8/66頁
文件大?。?/td> 1699K
代理商: IBMN325404CT3
IBMN325164CT3
IBMN325404CT3
256Mb Synchronous DRAM - Die Revision B
IBMN325804CT3
Preliminary
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 8 of 66
06K0608.F39375A
10/00
Burst Mode Operation
Burst mode operation is used to provide a constant flow of data to memory locations (write cycle), or from
memory locations (read cycle). There are three parameters that define how the burst mode will operate.
These parameters include burst sequence, burst length, and operation mode. The burst sequence and burst
length are programmable, and are determined by address bits A0 - A3 during the Mode Register Set com-
mand. Operation mode is also programmable and is set by address bits A7 - A12, BA0, and BA1.
The burst type is used to define the order in which the burst data will be delivered or stored to the SDRAM.
Two types of burst sequences are supported, sequential and interleaved. See the table below.
The burst length controls the number of bits that will be output after a Read Command, or the number of bits
to be input after a Write Command. The burst length can be programmed to have values of 1, 2, 4, 8 (actual
page length is dependent on organization: x4, x8, or x16).
Burst operation mode can be normal operation or multiple burst with single write operation. Normal operation
implies that the device will perform burst operations on both read and write cycles until the desired burst
length is satisfied. Multiple burst with single write operation was added to support Write Through Cache oper-
ation. Here, the programmed burst length only applies to read cycles. All write cycles are single write opera-
tions when this mode is selected.
Note:
Page length is a function of I/O organization and column addressing.
x4 organization (CA0-CA9, CA11); Page Length = 2048 bits
x8 organization (CA0-CA9); Page Length = 1024 bits
x16 organization (CA0-CA8); Page Length = 512 bits
Burst Length and Sequence
Burst Length
Starting Address (A2 A1 A0)
Sequential Addressing (decimal)
Interleave Addressing (decimal)
2
x x 0
0, 1
0, 1
x x 1
1, 0
1, 0
4
x 0 0
0, 1, 2, 3
0, 1, 2, 3
x 0 1
1, 2, 3, 0
1, 0, 3, 2
x 1 0
2, 3, 0, 1
2, 3, 0, 1
x 1 1
3, 0, 1, 2
3, 2, 1, 0
8
0 0 0
0, 1, 2, 3, 4, 5, 6, 7
0, 1, 2, 3, 4, 5, 6, 7
0 0 1
1, 2, 3, 4, 5, 6, 7, 0
1, 0, 3, 2, 5, 4, 7, 6
0 1 0
2, 3, 4, 5, 6, 7, 0, 1
2, 3, 0, 1, 6, 7, 4, 5
0 1 1
3, 4, 5, 6, 7, 0, 1, 2
3, 2, 1, 0, 7, 6, 5, 4
1 0 0
4, 5, 6, 7, 0, 1, 2, 3
4, 5, 6, 7, 0, 1, 2, 3
1 0 1
5, 6, 7, 0, 1, 2, 3, 4
5, 4, 7, 6, 1, 0, 3, 2
1 1 0
6, 7, 0, 1, 2, 3, 4, 5
6, 7, 4, 5, 2, 3, 0, 1
1 1 1
7, 0, 1, 2, 3, 4, 5, 6
7, 6, 5, 4, 3, 2, 1, 0
相關(guān)PDF資料
PDF描述
IBMN325804CT3 256Mb(8Mbit x 8 I/O x 4 Bank) Synchronous DRAM(256M位(8M位 x 8 I/O x 4 組)同步動態(tài)RAM)
IBMN325164CT3 256Mb(16Mbit x 4 I/O x 4 Bank) Synchronous DRAM(256M位(16M位 x 4 I/O x 4 組)同步動態(tài)RAM)
IBMN612404GT3B 128Mb Double Data Rate Synchronous DRAM(128M位高速CMOS同步動態(tài)RAM(采用雙數(shù)據(jù)速率結(jié)構(gòu)))
IBMN612804GT3B 128Mb Double Data Rate Synchronous DRAM(128M位高速CMOS同步動態(tài)RAM(采用雙數(shù)據(jù)速率結(jié)構(gòu)))
IBMN625404GT3B 256Mb Double Data Rate Synchronous DRAM(256M位雙數(shù)據(jù)速率同步動態(tài)RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBMN364164CT3C360 制造商:IBM 功能描述:*
IBMPPC403GAJC33C1 制造商:IBM 功能描述:
IBMPPC750CLGEQ4023 制造商:IBM 功能描述:MPU 750CL RISC 32BIT 90NM 400MHZ 1.15V/1.8V 278FCBGA - Trays
IBMPPC750CLGEQ5023 制造商:IBM Microelectronics 功能描述:MPU 750CL RISC 32BIT 90NM 500MHZ 1.15V/1.8V 278FCBGA - Trays
IBMPPC750CLGEQA033 制造商:IBM 功能描述:MPU 750CL RISC 32BIT 90NM 1GHZ 1.15V/1.8V 278FCBGA - Trays 制造商:IBM 功能描述:IBMIBMPPC750CLGEQA033 CPU PPC 750CL 1GHZ