- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379206 > IBMN325804CT3 (IBM Microeletronics) 256Mb（8Mbit x 8 I/O x 4 Bank） Synchronous DRAM(256M位（8M位 x 8 I/O x 4 組）同步動態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | IBMN325804CT3 |
| 廠商： | IBM Microeletronics |
| 英文描述： | 256Mb（8Mbit x 8 I/O x 4 Bank） Synchronous DRAM(256M位（8M位 x 8 I/O x 4 組）同步動態(tài)RAM) |
| 中文描述： | 256Mb的（8Mbit × 8的I / O × 4行）同步DRAM（256M位（800萬位× 8的I / O × 4組）同步動態(tài)RAM）的 |
| 文件頁數(shù)： | 32/66頁 |
| 文件大?。?/td> | 1699K |
| 代理商： | IBMN325804CT3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
IBMN325164CT3
IBMN325404CT3
256Mb Synchronous DRAM - Die Revision B
IBMN325804CT3
Preliminary
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 32 of 66
06K0608.F39375A
10/00
Read with
Auto Pre-
charge
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
H
L
L
L
L
H
H
H
X
L
L
L
L
H
H
H
X
L
L
L
L
H
H
H
X
L
L
L
L
H
H
H
X
L
L
H
H
L
L
H
X
L
L
H
H
L
L
H
X
L
L
H
H
L
L
H
X
L
L
H
H
L
L
H
X
L
H
L
H
L
H
H
X
L
H
L
H
L
H
H
X
L
H
L
H
L
H
H
X
L
H
L
H
L
H
H
X
OP Code
Mode Register Set
Auto or Self Refresh ILLEGAL
Precharge
Row Address Bank Activate
Column
Write
Column
Read
X
No Operation
X
Device Deselect
OP Code
Mode Register Set
X
Auto or Self Refresh ILLEGAL
X
Precharge
Row Address Bank Activate
Column
Write
Column
Read
X
No Operation
X
Device Deselect
OP Code
Mode Register Set
X
Auto or Self Refresh ILLEGAL
X
Precharge
Row Address Bank Activate
Column
Write
Column
Read
X
No Operation
X
Device Deselect
OP Code
Mode Register Set
X
Auto or Self Refresh ILLEGAL
X
Precharge
Row Address Bank Activate
Column
Write
Column
Read
X
No Operation
X
Device Deselect
ILLEGAL
X
BS
BS
BS
BS
X
X
X
X
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
Continue the Burst
Continue the Burst
ILLEGAL
4
4
4
4
Write with
Auto Pre-
charge
X
BS
BS
BS
BS
X
X
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
Continue the Burst
Continue the Burst
ILLEGAL
4
4
4
4
Precharging
X
BS
BS
BS
BS
X
X
No Operation; Bank(s) idle after t
RP
ILLEGAL
ILLEGAL
ILLEGAL
No Operation; Bank(s) idle after t
RP
No Operation; Bank(s) idle after t
RP
ILLEGAL
4
4
4
Row
Activating
X
BS
BS
BS
BS
X
X
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
No Operation; Row Active after t
RCD
No Operation; Row Active after t
RCD
4
4, 10
4
4
Current State Truth Table
(Part 2 of 3)(See note 1)
Current State
Command
Action
Notes
CS
RAS CAS WE BA0,BA1
A12 - A0
Description
1. CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the Com-
mand is being applied to.
2. All Banks must be idle; otherwise, it is an illegal action.
3. If CKE is active (high) the SDRAM will start the Auto (CBR) Refresh operation, if CKE is inactive (low) than the Self Refresh mode
is entered.
4. The Current State refers to only one of the banks. If BS selects this bank then the action is illegal. If BS selects the bank not being
referenced by the Current State then the action may be legal depending on the state of that bank.
5. If CKE is inactive (low) then the Power Down mode is entered; otherwise there is a No Operation.
6. The minimum and maximum Active time (t
RAS
) must be satisfied.
7. The RAS to CAS Delay (t
RCD
) must occur before the command is given.
8. Column address A10 is used to determine if the Auto Precharge function is activated.
9. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.
10. The command is illegal if the minimum bank to bank delay time (t
RRD
) is not satisfied.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBMN325164CT3 | 256Mb（16Mbit x 4 I/O x 4 Bank） Synchronous DRAM(256M位（16M位 x 4 I/O x 4 組）同步動態(tài)RAM) |
| IBMN612404GT3B | 128Mb Double Data Rate Synchronous DRAM(128M位高速CMOS同步動態(tài)RAM（采用雙數(shù)據(jù)速率結(jié)構(gòu)）) |
| IBMN612804GT3B | 128Mb Double Data Rate Synchronous DRAM(128M位高速CMOS同步動態(tài)RAM（采用雙數(shù)據(jù)速率結(jié)構(gòu)）) |
| IBMN625404GT3B | 256Mb Double Data Rate Synchronous DRAM(256M位雙數(shù)據(jù)速率同步動態(tài)RAM) |
| IBMN625804GT3B | 256Mb Double Data Rate Synchronous DRAM(256M位雙數(shù)據(jù)速率同步動態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBMN364164CT3C360 | 制造商:IBM 功能描述:* |
| IBMPPC403GAJC33C1 | 制造商:IBM 功能描述: |
| IBMPPC750CLGEQ4023 | 制造商:IBM 功能描述:MPU 750CL RISC 32BIT 90NM 400MHZ 1.15V/1.8V 278FCBGA - Trays |
| IBMPPC750CLGEQ5023 | 制造商:IBM Microelectronics 功能描述:MPU 750CL RISC 32BIT 90NM 500MHZ 1.15V/1.8V 278FCBGA - Trays |
| IBMPPC750CLGEQA033 | 制造商:IBM 功能描述:MPU 750CL RISC 32BIT 90NM 1GHZ 1.15V/1.8V 278FCBGA - Trays 制造商:IBM 功能描述:IBMIBMPPC750CLGEQA033 CPU PPC 750CL 1GHZ |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。