參數(shù)資料
型號: IBMN625404GT3B
廠商: IBM Microeletronics
英文描述: 256Mb Double Data Rate Synchronous DRAM(256M位雙數(shù)據(jù)速率同步動態(tài)RAM)
中文描述: 256MB雙數(shù)據(jù)速率同步DRAM(256M位雙數(shù)據(jù)速率同步動態(tài)RAM)的
文件頁數(shù): 20/79頁
文件大?。?/td> 1328K
代理商: IBMN625404GT3B
IBMN625404GT3B
IBMN625804GT3B
256Mb Double Data Rate Synchronous DRAM
Preliminary
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 20 of 79
29L0011.E36997B
1/01
Reads
Subsequent to programming the mode register with CAS latency, burst type, and burst length, Read bursts
are initiated with a Read command.
The starting column and bank addresses are provided with the Read command and Auto Precharge is either
enabled or disabled for that burst access. If Auto Precharge is enabled, the row that is accessed starts pre-
charge at the completion of the burst, provided t
RAS
has been satisfied. For the generic Read commands
used in the following illustrations, Auto Precharge is disabled.
During Read bursts, the valid data-out element from the starting column address is available following the
CAS latency after the Read command. Each subsequent data-out element is valid nominally at the next posi-
tive or negative clock edge (i.e. at the next crossing of CK and CK). The following timing figure entitled “Read
Burst: CAS Latencies (Burst Length=4)” illustrates the general timing for each supported CAS latency setting.
DQS is driven by the DDR SDRAM along with output data. The initial low state on DQS is known as the read
preamble; the low state coincident with the last data-out element is known as the read postamble. Upon com-
pletion of a burst, assuming no other commands have been initiated, the DQs and DQS goes High-Z. Data
from any Read burst may be concatenated with or truncated with data from a subsequent Read command. In
either case, a continuous flow of data can be maintained. The first data element from the new burst follows
either the last element of a completed burst or the last desired data element of a longer burst which is being
truncated. The new Read command should be issued x cycles after the first Read command, where x equals
the number of desired data element pairs (pairs are required by the 2n prefetch architecture). This is shown in
timing figure entitled “Consecutive Read Bursts: CAS Latencies (Burst Length =4 or 8)”. A Read command
can be initiated on any positive clock cycle following a previous Read command. Nonconsecutive Read data
is shown in timing figure entitled “Non-Consecutive Read Bursts: CAS Latencies (Burst Length = 4)”. Full-
speed Random Read Accesses: CAS Latencies (Burst Length = 2, 4 or 8) within a page (or pages) can be
performed as shown on page 25.
t
RCD
and t
RRD
Definition
ROW
ACT
NOP
COL
ROW
BA y
BA y
BA x
ACT
NOP
NOP
CK
CK
Command
A0-A12
BA0, BA1
Don’t Care
RD/WR
t
RCD
t
RRD
NOP
NOP
相關(guān)PDF資料
PDF描述
IBMN625804GT3B 256Mb Double Data Rate Synchronous DRAM(256M位雙數(shù)據(jù)速率同步動態(tài)RAM)
ICM7321 SINGLE 12/10/8-BIT VOLTAGE-OUTPUT DACS
ICM7321M SINGLE 12/10/8-BIT VOLTAGE-OUTPUT DACS
ICM7321MG SINGLE 12/10/8-BIT VOLTAGE-OUTPUT DACS
ICM7321S SINGLE 12/10/8-BIT VOLTAGE-OUTPUT DACS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBMPPC403GAJC33C1 制造商:IBM 功能描述:
IBMPPC750CLGEQ4023 制造商:IBM 功能描述:MPU 750CL RISC 32BIT 90NM 400MHZ 1.15V/1.8V 278FCBGA - Trays
IBMPPC750CLGEQ5023 制造商:IBM Microelectronics 功能描述:MPU 750CL RISC 32BIT 90NM 500MHZ 1.15V/1.8V 278FCBGA - Trays
IBMPPC750CLGEQA033 制造商:IBM 功能描述:MPU 750CL RISC 32BIT 90NM 1GHZ 1.15V/1.8V 278FCBGA - Trays 制造商:IBM 功能描述:IBMIBMPPC750CLGEQA033 CPU PPC 750CL 1GHZ
IBN100 制造商:Hubbell Wiring Device-Kellems 功能描述:ICON, BLANK,BR,100PK